


VHDL

Coding Styles and Methodologies

... an In-Depth Tutorial



Ben Cohen

VHDL Coding Styles and Methodologies

Cohen

VHDL Coding Styles and Methodologies an In-Depth Tutorial

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

DISK INCLUDED

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

VHDL Coding Styles and Methodologies provides practical applications of VHDL techniques that are current in the industry. It explains how to apply the VHDL design language to a wide range of methodologies that have been used to overcome many poor coding methodologies using an easy-to-understand approach with a rational, step-by-step guideline. The VHDL Coding Styles and Methodologies provides the necessary knowledge to create digital hardware designs and procedures that are readable, maintainable, predictable, and efficient.

ISBN 0-7923-9598-0



9 780792 95980

Distributors for North America:
Kluwer Academic Publishers
101 Philip Drive
Assinippi Park
Norwell, Massachusetts 02061 USA

Distributors for all other countries:
Kluwer Academic Publishers Group
Distribution Centre
Post Office Box 322
3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data

A C.I.P. Catalogue record for this book is available
from the Library of Congress.

(1) Reprinted from IEEE Std 1076-1993 IEEE Standard VHDL Reference Manual, Copyright© 1944
by The Institute of Electrical and Electronics Engineers, Inc. The IEEE takes no responsibility for
and will assume no liability for damages resulting from the reader's misinterpretation of said
information resulting from the placement and context of this publication. Information is reproduced
with the permission of the IEEE.

Copyright © 1995 by Kluwer Academic Publishers

All rights reserved. No part of this publication may be reproduced, stored in
a retrieval system or transmitted in any form or by any means, mechanical,
photo-copying, recording, or otherwise, without the prior written permission of
the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park,
Norwell, Massachusetts 02061

Printed on acid-free paper.

Printed in the United States of America

CONTENTS

PREFACE	xi
ABOUT THE DISK	xiii
NOTATION CONVENTIONS	xxi
Symbols	xxii
Syntactic Description	xxiii
ACKNOWLEDGMENTS	xxiii
ABOUT THE AUTHOR	xxiv
1. VHDL OVERVIEW AND CONCEPTS	1
1.1 WHAT IS VHDL	1
1.2 LEVEL OF DESCRIPTIONS	2
1.3 METHODOLOGY AND CODING STYLE REQUIREMENTS	3
1.4 VHDL TYPES	4
1.5 VHDL OBJECT CLASSES	5
1.5.1 Constant	6
1.5.2 Signal and Variable	7
1.5.3 File	8
1.6 VHDL DESIGN UNITS	8
1.6.1 ENTITY	10
1.6.1.1 Style	10
1.6.1.1.1 Comment	11
1.6.1.1.2 Header	12
1.6.1.1.3 Generics	12
1.6.1.1.4 Indentation	13
1.6.1.1.5 Line length	13
1.6.1.1.6 Statements per line	13
1.6.1.1.7 Declarations per line	14
1.6.1.1.8 Alignment of declarations	14
1.6.1.2 Entity Ports	14
1.6.2 ARCHITECTURE	16
1.6.2.1 Process	18
1.7 COMPILATION, ELABORATION, SIMULATION	22
1.7.1 Compilation Example	25
1.7.2 Simulation Example	26

2. BASIC LANGUAGE ELEMENTS	29
2.1 LEXICAL ELEMENTS	29
2.1.1 Identifiers	29
2.1.1.1 Port Identifiers	31
2.1.1.2 Identifier Naming Convention	31
2.1.1.3 Accessing Identifiers Defined in Packages	36
2.1.1.4 Capitalization	37
2.2 SYNTAX	38
2.2.1 Delimiters	38
2.2.2 Literals	40
2.2.2.1 Decimal literals	40
2.2.2.2 Based literals	40
2.2.2.3 Character literals	41
2.2.2.4 String literals	41
2.2.2.5 Bit string literals	41
2.2.3 Operators and Operator Precedence	42
2.2.3.1 Logical operators	43
2.2.3.2 Relational Operators	43
2.2.3.3 Shift Operators	44
2.2.3.4 The Concatenation "&" Operator	45
2.2.3.4.1 Remainder and Modulus	46
2.3 TYPES AND SUBTYPES	47
2.3.1 Scalar Type	49
2.3.1.1 Integer Type and Subtypes	49
2.3.1.2 Enumeration Types	51
2.3.1.2.1 User Defined Enumeration Types	51
2.3.1.2.2 Predefined Enumeration Types	54
2.3.1.2.3 Boolean Type	56
2.3.1.3 Physical types	57
2.3.1.4 Distinct Types and Type Conversion	58
2.3.1.5 Real type	60
2.3.2 Composite	61
2.3.2.1 Arrays	61
2.3.2.1.1 One Dimensional Arrays	61
2.3.2.1.2 Unconstrained Array Types	63
2.3.2.1.3 Multi-dimensional Array types	68
2.3.2.1.4 Anonymous Arrays	70
2.3.2.2 Records	70
2.3.3 Access Type	72
2.4 FILE	74
2.5 ATTRIBUTES	77
2.6 ALIASES	81
3. CONTROL STRUCTURES	87
3.1 EXPRESSION CLASSIFICATION	87
3.2 CONTROL STRUCTURES	88
3.2.1 The "if" Statement	89
3.2.2 The Case Statement	92
3.2.2.1 Rules for the Case Statement	95
3.2.3 Loop Statement	99
3.2.3.1 The Simple Loop	99
3.2.3.2 The while loop	100
3.2.3.3 The for loop	101
3.2.3.3.1 for loop Rules	101
4. DRIVERS	109
4.1 RESOLUTION FUNCTION	109
4.2 DRIVERS	111
4.2.1 More on Drivers	114
4.2.1.1 Driving Data from multiple Processes onto a Non-Resolved Signal	115
4.3 PORTS	116
5. VHDL TIMING	121
5.1 SIGNAL ATTRIBUTES	121
5.2 THE "WAIT" STATEMENT	127
5.2.1 Delta Time	128
5.2.2 wait on sensitivity_list	128
5.2.3 wait until condition	128
5.2.4 wait for time expression	130
5.3 SIMULATION ENGINE	132
5.4 MODELING WITH DELTA TIME DELAYS	135
5.4.1 Wait for 0 ns Method	136
5.4.2 Concurrent Statements Method	137
5.4.3 Use of Variables Method	137
5.4.4 VITAL Tables	137
5.5 INERTIAL / TRANSPORT DELAY	138
5.5.1 Simulation Engine Handling of Inertial Delay	138
5.5.1.1 Simple View	138
5.5.1.2 Updating Projected Waveforms per LRM 8.4.1	139
6. ELEMENTS OF ENTITY/ARCHITECTURE	145
6.1 VHDL ENTITY	145
6.2 VHDL ARCHITECTURE	150
6.2.1 Process Statement	152
6.2.2 Concurrent Signal Assignment Statements	156
6.2.2.1 Conditional Signal Assignment	157
6.2.2.2 Selected Signal Assignment	157
6.2.3 Component Instantiation Statement	159
6.2.3.1 Port Association Rules	162
6.2.3.1.1 Connection	162
6.2.3.1.2 Type Conversion	164
6.2.4 Concurrent Procedure Call	166
6.2.5 Generate Statement	167

6.2.6 Concurrent Assertion Statement	169
6.2.7 Block Statement	171
7. SUBPROGRAMS	175
7.1 SUBPROGRAM DEFINITION	175
7.2 SUBPROGRAM RULES AND GUIDELINES	178
7.2.1 Unconstrained Arrays in Subprograms	178
7.2.2 Interface class declaration	180
7.2.3 Subprogram Initialization	183
7.2.4 Subprogram Implicit Signal Attributes	184
7.2.5 Passing Subtypes	186
7.2.6 Drivers in Subprograms	187
7.2.7 Signal Characteristics in Procedure Calls	188
7.2.8 Side Effects	190
7.2.8.1 Separating High Level Tasks From Low Level Protocols	191
7.2.9 Positional and Named Notation	194
7.3 SUBPROGRAM OVERLOADING	194
7.4 FUNCTIONS	195
7.5 RESOLUTION FUNCTION	198
7.6 OPERATOR OVERLOADING	200
7.7 CONCURRENT PROCEDURE	202
8. PACKAGES	209
8.1 PACKAGE	209
8.1.1 Package Declaration	210
8.1.2 Package Body	211
8.1.3 Deferred Constant	213
8.1.4 The "use" Clause	214
8.1.5 Signals in Packages	217
8.1.6 Resolution Function in Packages	218
8.1.7 Supprograms in Packages	220
8.2 PACKAGE TEXTIO	220
8.3 COMPILATION ORDER	226
9. USER DEFINED ATTRIBUTES, SPECIFICATIONS, AND CONFIGURATIONS	231
9.1 ATTRIBUTE DECLARATIONS	231
9.2 USER-DEFINED ATTRIBUTES	232
9.3 SPECIFICATIONS	234
9.3.1 Attribute Specifications	234
9.4 CONFIGURATION SPECIFICATION	239
9.4.1 Default Binding Indication	239
9.4.2 Explicit Binding Indication in Configuration Specifications	240
9.5 CONFIGURATION DECLARATION	243
9.5.1 Binding with configured components	246
9.5.2 Deferring the Binding of an Instance of a Component	246
10. FUNCTIONAL MODELS AND TESTBENCHES	249
10.1 FM/BFM MODELING	249
10.1.1 Instruction File Command Format	253
10.1.2 Architectural Command Format	256
10.2 TESTBENCH MODELING	261
10.2.1 Testbench Overview	261
10.2.2 Testbench Design Methodology	264
10.2.2.1 Validation Plan	265
10.2.2.2 List of errors to be detected	267
10.2.2.3 Architecture block diagram	267
10.2.2.4 Testbench design	267
10.2.3 Testbench Architectures	268
10.2.3.1 Testbench Architecture for a UART	268
10.2.3.2 Testbench Design for Memory Component	270
11. UART PROJECT	277
11.1 UART ARCHITECTURE	277
11.1.1 UART Transmitter	277
11.1.1.1 General UART Concepts	277
11.1.1.2 UART Transmitter design	278
11.1.2 UART Receiver	280
11.2 UART TESTBENCH	283
11.2.1 UART Package	287
11.2.2 Transmit Protocol	290
11.2.3 Receive Protocol Component	292
11.2.4 Transmission Line Component	293
11.2.5 Monitor or Verifier Component	294
11.2.6 Testbench Entity and Architecture	296
11.2.7 Configuration	302
12. VITAL	305
12.1 VITAL	306
12.1.1 Overview	306
12.2 VITAL FEATURES	306
12.3 VITAL MODEL	307
12.3.1 Pin-to-Pin Delay Modeling Style	308
12.3.2 Distributed Delay Modeling Style	313

13. DESIGN FOR SYNTHESIS	317
13.1 SYNTHESIS METHODOLOGY	317
13.1.1 Define Design Level	317
13.1.1.1 State Machine	318
13.1.1.2 Register Transfer Level (RTL)	320
13.1.1.3 Structural	321
13.1.2 Define Packages	321
13.1.3 PARTITION DESIGN	321
13.1.3.1 Define Partitions	321
13.1.3.2 Define Interconnects	322
13.1.3.3 Define Test Plan	322
13.1.3.4 Define Testbench	322
13.1.4 Design the Architectures	322
13.1.5 Synthesize Designs	322
13.1.5.1 Synthesis of Partitions	322
13.1.5.2 Timing Analysis and Optimization	322
13.1.5.3 Netlist	322
13.1.5.4 Structural VHDL	322
13.1.6 Verify the Design	323
13.2 CONSTRUCTS FOR SYNTHESIS	323
13.2.1 Register / Latch Inference	323
13.2.2 Asynchronous Reset or Set of Registers	326
13.2.3 Latch Inference and Avoidance	326
13.3 RESOURCE SHARING	332
APPENDIX A : VHDL'93 AND VHDL'87 SYNTAX SUMMARY	335
APPENDIX B : PACKAGE STANDARD	347
APPENDIX C : PACKAGE TEXTIO	349
APPENDIX D : PACKAGE STD_LOGIC_1164	351
APPENDIX E : VHDL PREDEFINED ATTRIBUTES	355
INDEX	359

PREFACE

VHDL Coding Styles and Methodologies was originally written as a teaching tool for a VHDL training course. The author began writing the book because he could not find a practical and easy to read book that gave in depth coverage of both, the language and coding methodologies.

This book is intended for:

1. College students. It is organized in 13 chapters, each covering a separate aspect of the language, with complete examples. All VHDL code described in the book is on a companion 3.5" PC disk. Students can compile and simulate the examples to get a greater understanding of the language. Each chapter includes a series of exercises to reinforce the concepts.
2. Engineers. It is written by an aerospace engineer who has 26 years of hardware, software, computer architecture and simulation experience. It covers practical applications of VHDL with coding styles and methodologies that represent what is current in the industry. VHDL synthesizable constructs are identified. Guidelines for testbench designs are provided. Also included is a project for the design of a synthesizable Universal Asynchronous Receiver Transmitter (UART), and a testbench to verify proper operation of the UART in a realistic environment, with CPU interfaces and transmission line jitter. An introduction to VHDL Initiative Toward ASIC Libraries (VITAL) is also provided. The book emphasizes VHDL 1987 standard but provides guidelines for features implemented in VHDL 1993.

This book differs from other VHDL books in the following respects:

1. Emphasizes VHDL core, *Ada* like sequential aspects and restrictions, along with the VHDL specific, concurrent aspects of the language.
2. Uses complete examples with good code, and code with common mistakes experienced by users to demonstrate the language restrictions and misunderstandings.
3. Provides a disk which includes all the book examples and other useful reference VHDL code material.
4. Uses an easy to remember symbology notation throughout the book to emphasize language rules, good and poor methodology and coding styles.
5. Identifies obsolete VHDL constructs which must be avoided.
6. Identifies non-synthesizable structures.

7. Covers practical design of testbenches for modeling the environment and automatic verification of a unit under test.
8. Provides a complete design example which uses the guidelines presented in the book.
9. Provides an introduction to VITAL.
10. Provides guidelines for synthesis and identifies the VHDL constructs which are typically synthesizable.

This book is organized in four basic VHDL aspects:

1. **SEQUENTIAL LANGUAGE.** This is similar to the sequential aspects of other programming languages like C or *Ada*. Chapter 1 provides sufficient knowledge to compile and simulate a simple counter. Chapter 2 covers the basic language elements including the lexical elements, the syntax, and the types. Chapter 3 discusses the control structures.
2. **CONCURRENCY.** This differentiates VHDL from other sequential languages. Chapter 4 discusses drivers, chapter 5 covers the timing and chapter 6 emphasizes the concurrent statements.
3. **ADVANCED TOPICS.** This includes subprograms in chapter 7, packages in chapter 8, and attributes, specifications and configurations in chapter 9.
4. **APPLICATIONS.** This emphasizes functional models, bus functional models, and testbench designs in chapter 10, a UART project with synthesizable transmitter and receiver in a testbench environment in chapter 11, VITAL coding style optional methodology in chapter 12, and design for synthesis in chapter 13.

The language rules, coding styles, and methodologies presented in this book support the structure necessary to create digital hardware designs and models that are readable, maintainable, predictable, and efficient.

About The Disk

This disk contains all of the VHDL code presented in the chapters. Table 1 summarizes the contents of the disk.

Table 1. Contents of Enclosed Disk

Directory Name	File Name	Source	Figure #	Description
chl_dir	const_ea.vhd	BC	1.5.1.1	Type and constant declarations used as table lookups
chl_dir	count_e.vhd	BC	1.6.1	Counter entity
chl_dir	count_a.vhd	BC	1.7.1-3	Counter architecture
chl2_dir	strng_ea.vhd	BC	2.2.2.5	Bit strings
chl2_dir	bool_ea.vhd	BC	2.2.3.2	Logical and Short-Circuit Operation
chl2_dir	shift_ea.vhd	BC	2.2.3.3	Shift operations, VHDL'93
chl2_dir	concat.vhd	BC	2.2.3.4	Concatenation examples
chl2_dir	randm_ea.vhd	BC	2.2.3.4.1-2	Integer Pseudo-random number generator
chl2_dir	inlgr_ea.vhd	BC	2.3.1.1	Operations on integers
chl2_dir	enum_ea.vhd	BC	2.3.1.2.1-1	User-Defined Enumeration Type
chl2_dir	tllec_ea.vhd	BC	2.3.1.2.1-2	Objects of Lexically Identical Types
chl2_dir	ovnum_ea.vhd	BC	2.3.1.2.1-3	Overloaded Enumeration Literals
chl2_dir	time_ea.vhd	BC	2.3.1.3-1	2.3.1.3-1 Operations on Physical Type Time
chl2_dir	phys_ea.vhd	BC	2.3.1.3-2	Physical Type Examples
chl2_dir	typet_ea.vhd	BC	2.3.1.4	Type Conversions Examples
chl2_dir	real_ea.vhd	BC	2.3.1.5	Use and restrictions of real types
chl2_dir	moreary.vhd	BC	2.3.2.1	Operations on a 1 Dimensional Array of Boolean Type

i BC = Author; MTI = Model Technology Incorporated; SYN = Synopsys, Inc;
 TWG = IEEE DASC Timing Working Group

Directory Name	File Name	Source	Figure #	Description
ch2_dir	array2.vhd	BC	2.3.2.1.2-1	Operations on Array using Bit_Vector Type
ch2_dir	uarray_ea.vhd	BC	2.3.2.1.2-2	Array Utilization with Aggregates
ch2_dir	concat_ea.vhd	BC	2.3.2.1.2-3	Using the Concatenation Operator
ch2_dir	mem_ea.vhd	BC	2.3.2.1.3-1	Memory Declaration, Initialization, and Assignment of values
ch2_dir	timespec.vhd	BC	2.3.2.1.3-2	Time Parameters with Two-dimensional Arrays
ch2_dir	anony_ea.vhd	BC	-	Example of an Illegal Anonymous Array
ch2_dir	record.vhd	BC	2.3.2.2	Record Declaration, Initialization, and Assignment onto Signals
ch2_dir	access_ea.vhd	BC	2.3.3	Using Access Types
ch2_dir	finint93.vhd	BC	2.4-1	Binary file Write of integer with no TextIO, Compiled with VHDL93
ch2_dir	finint93.vhd	BC	2.4-1	Binary file Read of integer with no TextIO, Compiled with VHDL93
ch2_dir	attrpref.vhd	BC	2.5	Using Predefined Attributes
ch2_dir	alias_ea.vhd	BC	2.6-1	Alias with VHDL'87
ch2_dir	chp24_ea.vhd	BC	-	Operations on Real
ch2_dir	intout.bin	BC	-	Binary file
ch2_dir	intin.txt	BC	-	Text file
ch2_dir	array_ea.vhd	BC	-	Examples for use of 1 dimensional arrays
ch2_dir	reg_ea.vhd	BC	-	35 bit shift register (use of concatenation)
ch2_dir	alias93.vhd	BC	2.6-2	More Flexible use of Aliasing with VHDL'93
ch3_dir	state_ea.vhd	BC	3.1	Examples of expression classifications
ch3_dir	case0.vhd	BC	3.2.2.1	Example of the Case Statement
ch3_dir	case_ea.vhd	BC	3.2.2.1-1	Example of the Case Statement with Rule Violations
ch3_dir	case2_ea.vhd	BC	3.2.2.1-2	Example of the Case Statement with Rule Violations
ch3_dir	caseq_ea.vhd	BC	3.2.2.1-3	Example of the Case Statement with Rule Violations
ch3_dir	loop_ea.vhd	BC	3.2.3.1	Use of a Simple Loop
ch3_dir	while_ea.vhd	BC	3.2.3.2	Use of a While Loop

Directory Name	File Name	Source	Figure #	Description
ch3_dir	formule3.vhd	BC	3.2.3.3.1-1	The Loop Parameter is an Object whose Type is the Base Type of the Discrete Range
ch3_dir	for1_ea.vhd	BC	3.2.3.3.1-2	Example using the next and exit statements
ch3_dir	for2_ea.vhd	BC	3.2.3.3.1-3	Use of the Exit Statements and Nested Loops.
ch3_dir	hide_ea.vhd	BC	3.2.3.3.1-4	Loop Counter Only Exits Within the Loop
ch4_dir	drv1_ea.vhd	BC	4.2-1	Entity/architecture with 2 drivers
ch4_dir	initlz.vhd	BC	4.2-2	Pragmas to bypass synthesized VHDL code
ch4_dir	reqdrv.vhd	BC	4.2.1.1-2	Handshaking between 2 processes
ch4_dir	drv2_ea.vhd	BC	Exercises	For exercises
ch5_dir	sethold.vhd	BC	5.1-1	Setup and hold model
ch5_dir	wait1.vhd	BC	5.2.3	Incorrect use of "wait until"
ch5_dir	timing.vhd	BC	5.3-1	Effect of drivers on signals
ch5_dir	wait0a.vhd	BC	5.4.1	Wait for 0 as modeling method
ch5_dir	wait0b.vhd	BC	5.4.2	Concurrent statement model method
ch5_dir	wait0c.vhd	BC	5.4.3	Variable modeling method
ch5_dir	wave_ea.vhd	BC	5.5.1.2-1	Waveform projections
ch5_dir	hwvkrch5.vhd	BC	-	homework
ch5_dir	badloop.vhd	BC	-	Bad loop which hangs the simulation
ch5_dir	post_ea.vhd	BC	-	Postponed process
ch5_dir	inertia.vhd	BC	-	inertial and transport delays
ch5_dir	inertial.vhd	BC	-	
ch5_dir	inertl2.vhd	BC	-	
ch6_dir	entity_e.vhd	BC	6.1-1	Legal entity declarations
ch6_dir	invert.vhd	BC	6.1-3	Unconstrained arrays in components
ch6_dir	proccule.vhd	BC	6.2.1-3	Process rules
ch6_dir	prg32_ea.vhd	BC	6.2.1-5	32-Bit Pseudo-Random Number Generator
ch6_dir	concsig.vhd	BC	6.2.2	Concurrent Signal Assignment Statements
ch6_dir	conccagg.vhd	BC	6.2.2-2	Aggregates in concurrent statements
ch6_dir	count_ea.vhd	BC	6.2.3-1	Down counter
ch6_dir	brnch1_ea.vhd	BC	6.2.3-2	Testbench for counter component
ch6_dir	open_ea.vhd	BC	6.2.3.1.1	Port association examples

Directory Name	File Name	Source	Figure #	Description
ch6_dir	alist_ea.vhd	BC	6.2.3.1.2-1	Port association conversion rules, VHDL'87 and VHDL'93
ch6_dir	alistb2.vhd	BC	6.2.3.1.2-2	Port association conversion rules, VHDL'93
ch6_dir	coneproc.vhd	BC	6.2.4	Concurrent procedure example
ch6_dir	generate.vhd	BC	6.2.5	Generate statement
ch6_dir	assert.vhd	BC	6.2.6	Assert statement with display of data
ch6_dir	block.vhd	BC	6.2.7-2	Application of "block" statement
ch6_dir	jk.vhd	-	-	JK Flip-flop
ch6_dir	concaggr.vhd	BC	-	Aggregates in concurrent statement
ch6_dir	invert2.vhd	BC	-	Using Ports With Unconstrained Arrays
ch7_dir	shiftright.vhd	BC	7.1.2	Shift right subprogram
ch7_dir	subp_ea.vhd	BC	7.2.2-1	Restrictions on class variables in subprograms
ch7_dir	modein.vhd	BC	7.2.2-2	Restrictions on class variables and files in subprograms, VHDL'87
ch7_dir	suberror.vhd	BC	7.2.3	Initialization rules of subprogram formal parameters
ch7_dir	setsubp.vhd	BC	7.2.4	Example of a setup timing procedure (with and without errors)
ch7_dir	test_ea.vhd	BC	7.2.5	Passing subtypes to actual parameters
ch7_dir	driver.vhd	BC	7.2.6-2	Drivers in procedure calls
ch7_dir	static.vhd	BC	7.2.7-1	Static parameters for signals in procedure calls
ch7_dir	monerule.vhd	BC	7.2.7-2	Matching elements in procedure calls
ch7_dir	monerule2.vhd	BC	7.2.7-3	Subelement association
ch7_dir	dryproc.vhd	BC	7.2.8.1-2	Task control concept
ch7_dir	morefact.vhd	BC	7.4	Examples of functions
ch7_dir	fratool.vhd	BC	7.5-2	Resolution function for type Boolean
ch7_dir	bedgood.vhd	BC	7.5-3	Bad/Good example of a resolution function
ch7_dir	overld1.vhd	BC	7.6-1	Overloading operator **
ch7_dir	staplus.vhd	BC	7.6-2	Overloading operator +*
ch7_dir	concshtd.vhd	BC	7.7-1	Concurrent procedures to verify setup and hold
ch7_dir	barrel.vhd	BC	-	Barrel shift function

Directory Name	File Name	Source	Figure #	Description
ch7_dir	func1.vhd	BC	-	Test of functions
ch7_dir	func5.vhd	BC	-	Test of functions
ch7_dir	Test of functions	BC	-	Test of functions
ch7_dir	To80chr.vhd	BC	-	function which extends a string to 80 characters
ch8_dir	char_pb.vhd	BC	8.1.2-1	Package declaration, package body and package testbench
ch8_dir	design_pb.vhd	BC	8.1.2-2	Package with type, function, and global signal declarations
ch8_dir	const_pb.vhd	BC	8.1.3	Deferred constant declaration and definition
ch8_dir	packtest.vhd	BC	8.1.4	Application and restrictions of the "use" clause
ch8_dir	rsivrec.vhd	BC	8.1.6-1	Definition of a resolution function for a record type
ch8_dir	rsivtb.vhd	BC	8.1.6-2	Testbench for resolution function for a record type
ch8_dir	fbio87.vhd	BC	8.2-1	Demonstration of file IO
ch8_dir	file87.vhd	BC	8.2-2	File Utilization Using TextIO Package, and compiled with VHDL'87
ch8_dir	file93.vhd	BC	8.2-3	File Utilization Using TextIO Package, and Compiled with VHDL'93
ch8_dir	a_e.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	a_a.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	b_e.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	b_a.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	a_p.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	b_p.vhd	BC	-	File for exercise #4 in chapter 8
ch8_dir	top10.txt	BC	-	Text file used with file IO example. Top 10 reasons you know that you are in trouble with VHDL
ch8_dir	packst2.vhd	BC	-	Another application and restrictions of the "use" clause
ch8_dir	datain.txt	BC	-	Text file, used with file IO example, Layer joke
ch8_dir	intin.txt	BC	-	integer file, used with file IO example
ch8_dir	datain2.txt	BC	-	text file, used with file IO example









Directory Name	File Name	Source	Figure #	Description
ch9_dir	units_p.vhd	BC	9.2-1	Units package
ch9_dir	fpga_p.vhd	BC	9.2-2	Package for attribute declaration of a typical FPGA
ch9_dir	fpga_e.vhd	BC	9.3-1	Attribute specifications for an FPGA entity
ch9_dir	attrib2.vhd	BC	9.3-2	Applications of user defined attributes
ch9_dir	design_e.vhd design1_a.vhd design2_a.vhd dsctop_e.vhd dsctop_a.vhd	BC	9.4.1	Implicit or default binding of a component
ch9_dir	cfgspec.vhd	BC	9.4.2	Configuration specification
ch9_dir	cfgdecl.vhd	BC	9.5-1	Configuration design unit
ch9_dir	hierarch.vhd	BC	9.5-3	Binding of a component of a hierarchical design
ch9_dir	struct3.vhd	BC	9.5.1	Binding with a configured component
ch9_dir	deferrd_c.vhd	BC	9.5.2	Configuration of a deferred component, with ambiguity
ch9_dir	attrib_p.vhd	BC	-	Supporting package
ch10_dir	memory.vhd	BC	10.1.1	RAM memory device with file initialization
ch10_dir	archcmpt.vhd	BC	10.1.2-2	Package and protocol entity for command format
ch10_dir	tsfbnch.vhd	BC	10.1.2-3	Testbench demonstrating the command format
ch10_dir	setholdp.vhd	BC	10.2.3-2	Setup and hold package
ch10_dir	memoryb.vhd	BC	10.2.3-3	Testbench for memory component
ch10_dir	memdata_txt memdata1.txt	BC	-	Memory data file
ch10_dir	archcmd.vhd	BC	-	Demonstration of Architectural Command format
ch11_dir	uartxmt.vhd	BC	11.1.1-2	Synthesizable transmit partition of a simple UART
ch11_dir	uartrx.vhd	BC	11.1.2-2	Synthesizable receive partition of a simple UART

Directory Name	File Name	Source	Figure #	Description
ch11_dir	uart_p.vhd	BC	11.2.1-1	UART package declaration
ch11_dir	uart_b.vhd	BC	11.2.1-2	UART package body
ch11_dir	xmnpctrl.vhd	BC	11.2.2	Transmit protocol component for UART testbench
ch11_dir	rcvprctl.vhd	BC	11.2.3	Receive protocol component for UART testbench
ch11_dir	trnsline.vhd	BC	11.2.4	Transmission link component (with jitter)
ch11_dir	monitor.vhd	BC	11.2.5	Verifier model for UART
ch11_dir	uartb.vhd	BC	11.2.6-1	UART testbench
ch11_dir	uartb_c.vhd	BC	11.2.7-1	Configuration of the testbench
ch11_dir	uartok_c.vhd	BC	-	Configuration of the testbench
ch11_dir	datain.txt	BC	-	Test data file for UART testbench
ch12_dir	counter.vhd	BC	12.3.1	Pin-to-pin VHDL modeling style of a counter
ch12_dir	countfd.vhd	BC	12.3.2-3	Distributed VHDL modeling style of a counter
ch13_dir	implexpl.vhd	BC	13.1.1	Implicit and explicit representations of a state machine
ch13_dir	ff_ea.vhd	BC	13.2.1-1	Variables in synthesizable designs
ch13_dir	ff2_ea.vhd	BC	13.2.1-3	Variables in synthesizable designs, register implications
ch13_dir	ffasync.vhd	BC	13.2.2	Asynchronous reset of registers
ch13_dir	incomplete.vhd	BC	13.2.3	Incomplete (latch implications) and complete signal assignments
ch13_dir	count_ea.vhd	BC	-	Counter for exercise
ch13_dir	waveform.vhd	BC	-	Exercise
Std	stdlogic.vhd	MTI	-	Package Standard, from MTH's VSystem
Std	textio.vhd	MTI	-	Package TextIO, from MTH's VSystem
Std	vhdl_87.txt	-	-	VHDL'87 syntax
Std	vhdl_93.txt	-	-	VHDL'93 syntax
vital	timing_p.vhd	TWG	-	VITAL timing package declaration
vital	timing_b.vhd	TWG	-	VITAL timing package body
vital	prmtvs_p.vhd	TWG	-	VITAL primitives package declaration

NOTATION CONVENTIONS

The following symbols and syntactic description are used to facilitate the learning of VHDL.

SYMBOLS

-  Methodology and guideline.
-  Two thumbs up. Good methodology or approach.
-  Two thumbs down. Poor methodology or approach.
-  Disagreement in community on methodology or approach.
-  Legal or OK code
-  Coding Error
-  Synthesizable
-  Non-Synthesizable
- ... Ellipsis points in code: Source code not relevant to discussion.
- [1] Quotations reprinted from IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual (LRM). Quotations printed in *italic and in this font*. Syntax reprinted from the LRM "in this font", but without the prefix [1].

Boldface in text: Emphasizes important points.
Boldface in syntax and sample code: Emphasizes VHDL reserved words.

Directory Name	File Name	Source	Figure #	Description
vital	primitives_b.vhd	TWG	-	VITAL primitives package body
vital	vital_ta.vhd	TWG	-	VITAL tables package
synopsys	bvarith.vhd	SYN	-	package BV_ARITHMETIC
synopsys	mathpkg.vhd	SYN	-	package std_logic_arith
synopsys	lyarith.vhd	SYN	-	package layer_arith
synopsys	attribut.vhd	SYN	-	package ATTRIBUTES
synopsys	math_rea.vhd	SYN	-	Package MATH_REAL
synopsys	synopsys.vhd	SYN	-	package synopsys
synopsys	std_1002.vhd	SYN	-	A set of models (entity/architecture pairs) for the primitives of IEEE Standard Logic library.
synopsys	std_1010.vhd	SYN	-	package STD_LOGIC_UNSIGNED. A set of unsigned arithmetic, conversion, and comparison functions for STD_LOGIC_VECTOR
synopsys	std_1008.vhd	SVN	-	package STD_LOGIC_SIGNED. A set of signed arithmetic, conversion, and comparison functions for STD_LOGIC_VECTOR
synopsys	std_1009.vhd	SYN	-	package STD_LOGIC_TEXTIO. Overloads of standard TEXTIO procedures READ and WRITE.
synopsys	std_1005.vhd	SYN	-	package STD_LOGIC_COMPONENTS
mti_expl	adder.vhd	MTI	-	Adder
mti_expl	bradd.vhd	MTI	-	PACKAGE bit_vector_ops
mti_expl	counter.vhd	MTI	-	counter
mti_expl	gates.vhd	MTI	-	package gates. Package with component declarations
mti_expl	io_utils.vhd	MTI	-	package IO_Utils. TextIO for based numbers
mti_expl	jedec.vhd	MTI	-	package Jedec (resolved Bit for fuse array)
mti_expl	pal16r8.vhd	MTI	-	PAL16r8 entity/architecture
mti_expl	stimulus.vhd	MTI	-	testbench for 8-bit adder
mti_expl	testadd.vhd	MTI	-	testbench for 8-bit adder
mti_expl	vectors.vhd	MTI	-	Test vectors for 8-bit adder

SYNTACTIC DESCRIPTION

left_hand_side ::= right_hand_side

left_hand_side is the syntactic category

right_hand_side is a replacement rule

::= (read as "can be replaced by")

Vertical bar separates alternative items

Example: letter_or_digit ::= letter | digit

Square brackets [] enclose optional items

Example: return_statement ::= return [expression]

Braces {} enclose a repeated item (zero or more times).

Example: index_constraint ::= {discrete_range, {discrete_range}}

Underlined identifies that the notation is applicable for VHDL'93 ONLY

Example: ... end [configuration] [configuration_simple_name]

Acknowledgments

VHDL Coding Styles and Methodologies evolved from several documents and discussions with several individuals, along with personal experiences and frustration in using VHDL.

I thank Larry Saunders for initially teaching me VHDL, for reviewing this book, and for his support on many VHDL issues.

I thank Model Technology for the use of their user friendly VHDL PC toolset, the release of their examples, and for their excellent product support.

I thank Peter Sinander from the European Space Agency for publishing on the internet the document *VHDL Modelling Guidelines*². I also thank Peter for reviewing the book and for his valuable comments.

I thank Janick Bergerton from Bell-Northern Research Ltd (and now with Qualis Design Corp) for publishing on the internet the document *Guidelines for Writing VHDL Models in a Team Environment*³. Those documents contributed to many of the coding styles presented in this book. I also thank Janick for reviewing the book.

I thank Britton C. Read III, LT USAF who, under the direction of John Hines from USAF, reviewed the book and provided valuable feedback and support.

I thank Richard Hall from Cadence Design Systems, Inc. who reviewed the book and provided many suggestions.

I thank Steve Schoessow, Johan Sandstrom, and John Coffin for various VHDL discussions.

I thank Synopsys, Inc. for the release of their VHDL packages.

I acknowledge my daughter Lori Hillary, and my son Michael Lloyd for inspiring me to teach.

I especially thank my wife, Gloria Jean, for supporting me in this endeavor.

2 The *VHDL Modelling Guidelines* document is available through anonymous ftp from ftp.estec.esa.nl in the "/pub/vhdl" directory.

3 The *Guidelines for Writing VHDL Models in a Team Environment* is available via ftp from vhdl.org as /pub/misc/guidelines.paper.ps.

About the Author

Ben Cohen has an MSEE from USC and is a Scientist engineer at Hughes Aircraft Company. He joined Hughes in 1968 and has technical experience in digital and analog hardware design, computer architecture, ASIC design, synthesis, and use of hardware description languages for modeling of statistical simulations, instruction set descriptions, and low level hardware models. He applied VHDL since 1990 to model various bus functional models of computer interfaces. He was also involved on several software and firmware tasks for several microprocessor applications. He taught classes at USC and at Hughes on the application of microprocessors, Pascal, and VHDL.

email: VhdlCohen@aol.com

1. VHDL OVERVIEW AND CONCEPTS

This chapter presents an overview of VHDL design units and provides guidelines and definitions where applicable. Enough concepts and features of VHDL are introduced to allow the user to compile and simulate the exercises, thus getting the VHDL "feel".

1.1 WHAT IS VHDL

VHDL⁴ is all of the following:

1. **Non-proprietary language.** VHDL is defined in IEEE-1076 standard 1987, and IEEE-1076 standard 1993.
2. **Widely supported Hardware Description Language (HDL).** Several vendors have adopted the standard and are supplying VHDL compilers, simulators, and synthesis tools.
3. **Programming language.** Sections of VHDL are similar to *Ada* and include data types, packages, sequential statements, procedures, functions, control structures, and file I/O.
4. **Simulation language.** VHDL includes structures to define and simulate events, timing, and concurrency.
5. **Documentation language.** VHDL is capable of documenting instruction set architectures, state machines, structures, and hardware design hierarchies.

⁴ VHDL is an abbreviation for VHSIC Hardware Description Language. VHSIC is an abbreviation of Very High Speed Integrated Circuit.

6. Usable for logic synthesis. VHDL provides constructs which imply hardware. The language is technology independent, but allows user defined attributes to tailor the synthesis process into a user defined direction. Several vendors are supplying synthesis tools which read and convert VHDL code into a gate level description targeted toward specific technologies.

1.2 LEVEL OF DESCRIPTIONS

VHDL is a hardware description language with a vocabulary rich enough to span a very wide range of design descriptions. VHDL inherits from *Ada* the typing definitions (e.g. enumerations, arrays, records, pointers), the strong *Ada* type checking, and the overloading of operators and subprograms (e.g. "+" for integer and "-" for bit vector). To separate the supporting programming structures from the problem domain (i.e. information hiding), VHDL also inherits from *Ada* the concepts of packages. These packages enable the reusability of common routines and definitions (e.g. constants, types, functions and procedures). While *Ada* uses one construct (the "task") to describe concurrency, VHDL provides several concurrent constructs that relate more closely to real hardware design, including the description of hierarchy. VHDL provides specific constructs to define the structures or inter-connectivity of hierarchical hardware designs. A user can configure a design with different alternate architectures for its subelements, thus allowing the analysis of various design alternatives.

As a result of its flexibility, VHDL is used at several stages of the design processes to describe and verify designs. These stages are generally classified as "levels of representation" of the design aspect. There are many different interpretations, definitions, and opinions of the modeling levels, some of which are overlapping and typically include the following:

1. System Level (SL). There are several interpretations as to what a "system" is. One such interpretation is a statistical model. This represents tokens transmitted through a Petri net to emulate transactions which make demands on system resources. The purpose of this type of simulation is to assess the efficiency of a design, in terms of tasks or jobs, imposed on resources. These resources could be busses, processors, memories, FIFO's, etc. Other interpretations of system level modeling include the algorithmic level which defines the algorithms for a particular implementation (e.g. image processing algorithms), and protocol level which defines the communication protocol between units.
2. Board Level (BL). This is also referred to as "system level" because a board typically represents a subsystem function. Board level simulation is typically performed using VHDL components, modeled at various levels, and which simulates the system environment and component interfaces. Bus Functional Models (BFM, see chapter 10) are often used to represent the bus interfaces of components because of their efficiency. Large gate level designs are often

represented with a VHDL shell, but are typically simulated with gate level accelerators which are integrated with VHDL in mixed mode simulation (Non-VHDL gate accelerator and workstation for VHDL).

3. Instruction Set Level (ISA). The ISA level is typically used to define and simulate the instruction operations of a processor. Instructions are fetched and decoded based on the instruction format. The execution of the instructions are typically performed using the algebraic and logical operators.
4. Register Transfer Level (RTL). This level describes the registers and the Boolean combinatorial equations (or logic clouds) between the registers. It is often used as an input to a logic synthesizer. It is also used to define state machines for controller designs where the state registers may be either explicitly or implicitly defined depending on the declarations and coding style (see chapter 13).
5. Structural Level (SL). This level represents the structure and interconnections of a design. This level could be generated using either a manual text editor or automatically from a tool which converts a schematic to a VHDL structure.
6. Gate level (GL). This level describes the structural interconnections of low level elements (gates and flip-flops) of a design. It is generally a VHDL output of a synthesizer and is used either as documentation of the netlist, or as a VHDL model of the structural definition of a design for VHDL simulation, particularly when no gate level accelerator is available.

1.3 METHODOLOGY AND CODING STYLE REQUIREMENTS

Methodology is an art which represents an orderly approach in performing a task. Its beauty lies in the eye of the beholder. Not everyone agrees with a methodology because what is orderly and consistent to one individual may be viewed as inconsistent, cumbersome or uneconomical to another. It is possible to build anything with almost any methodology; however, a good methodology usually would create a unit of higher quality or less effort. It is also important to note that not all projects need the same process or methodology.

This book presents a coding style and methodology which abides by the VHDL rules. The methodology presented in this book stresses the following requirements:

1. Code must abide by the VHDL language rules. The language is explained in terms of its capabilities and legal constructs. Legal and illegal constructs are also identified and highlighted with examples.
2. Code should have a common look and feel to enhance code familiarity between different models.

Figure 1.5.1 represents an example of type and constant declarations declared in an entity (see section 1.6). Arrays are discussed in chapter 2.

```

...
subtype TwoBits_Typ is integer range 0 to 1;
ArrayBits_Typ is array(TwoBits_Typ) of bit;
type ArrayInt_Typ is array(bit) of TwoBits_Typ;
--natural is subtype of integer
constant WordWidth_c : natural := 16; -- width of a word.
-- These constant tables converts a natural number to a bit
-- and a bit to an integer.
-- example: if Int_v is an integer variable, and
--          Bit_v is a bit variable then the following is true
--          Bit_v := Int_v;
--          Int_v := ToBit_c(Int_v); -- Bit_v becomes '1'. Table lookup through array
--          Bit_v := '0';
--          Int_v := ToInt_c(Bit_v); -- Int_v becomes 0. Table lookup through array
constant ToBit_c : ArrayBits_Typ := (0 => '0',
                                     1 => '1');
constant ToInt_c : ArrayInt_Typ := ('0' => 0,
                                    '1' => 1);

```

Figure 1.5.1 Example of Type and Constant Declarations, ch1_dir\const_ea.vhd

1.5.2 Signal and Variable

A SIGNAL is defined in the package declarative part of a package declaration (see chapter 8), in the architecture declarative part of an architecture (see 1.6.2), in the block declarative part of a block, and in the formal parameters of a subprogram (i.e. function and procedure). A signal has three properties attached to it, including:

1. Type and type attributes. The type insures consistency in operations on objects. Attributes defines characteristics of objects (e.g. S'high, see chapters 2 and 5 for the definitions of attributes).
2. Value. This includes current, future, and past value (e.g. S'last_value).
3. Time. This represents a time associated with each value.

A VARIABLE is defined in the declarative part of a process and in the declarative part of a subprogram. A variable can also be defined as a shared variable (for VHDL'93 only) in the package declarative part of a package declaration (see chapter 8) and in the architecture declarative part of an architecture (see 1.6.2). A variable has two properties attached to it including:

1. Type and type attributes just like the signal properties, but with no attributes associated with time.
2. Value with no time history.

A class and a type represent different concepts.

1. The type of an object represents its structure, composition, and storage requirement (e.g. type integer, real).
2. A class is relevant to the nature of the object and represents HOW the object is used in the model. Thus, a signal's value can be modified but has "time" element associated with it. A variable can also be modified, but has no "time" association, whereas a constant is like a variable, but its value cannot be modified. A file cannot be modified, but interacts with the host environment. Constants, signals, variables, and files can however be of any type, but with some class restrictions.

SM The following suffixes are recommended to denote the class of an object:

- _c for constants
- _s for signals
- _v for variables
- _f for files

Chapter 2, section 2.1.1.2 discusses the subject of naming convention and suffixes.
Rationale: Readability is enhanced if object class labels are attached to the object instance names.

1.5.1 Constant

[1] A constant is an object whose value may not change. The syntax for a constant declaration is:
constant_declaration ::= constant_identifier_list : subtype_indication [:= expression];

SM Use constants to define data parameters and table lookups. Table lookups can be used in a manner similar to function calls to either translate a type or lookup a data value with reference to an index (see arrays). Use the "ToTypeName_c" as the style for the constant identifier if the constant is used for type conversion.
Rationale: Constants play a very important role in VHDL, because they create more readable and maintainable code (see rationale for generics in section 1.6.1.1.3). The use of constants as type translators or data value lookup is very efficient from a simulation viewpoint. The "ToTypeName_c" identifier enhances readability.

ff Use signals as channels of communication between concurrent statements (e.g. components, processes). Where possible, do NOT use signals to describe storage elements (e.g. memories), use variables instead.

Rationale: Signals occupy about two orders of magnitude more storage than variables during simulation. Signals also cost a performance penalty due to the simulation overhead necessary to maintain the data structures representing signals.

Table 1.5.2 compares the amount of storage for various objects declared as signals and as variables. These figures are based upon Model Technology's memory requirements. Those figures are simulator dependent and will vary among vendors. Section 10.1.1 presents the model of a memory which uses a variable for storage element.

Table 1.5.2 Storage for Elements Declared as Signals and Variables

ELEMENT TYPE	VARIABLE	SIGNAL
Enumeration type < 256 states	1 byte -- 8 bits	1 + ~ 100 byte
Enumeration type > 256 states	4 bytes -- 32 bits	4 + ~ 100 byte
Array(1 to n) of EnumType (<256 states)	n * 1 byte	n * (1 + ~ 100 byte)
integer	4 bytes -- 32 bits	4 + ~ 100 bytes
real	8 bytes -- 64 bits	8 + ~ 100 bytes
time	8 bytes -- 64 bits	8 + ~ 100 bytes
array 1 to 64,000 of Std_LogicVector(31 downto 0)	64K * 1 * 32 = 2,048 Kbytes	64K * 101 * 32 = 206,848 Kbytes
-- 64K X 32 bits Memory	~2 Mbytes	~ 207 Mbytes
array 1 to 64,000 of integer	64K * 4 = 256 K	64K * 104 = 6,656 Kbytes
-- 64K integer Memory	~ 1/4 Mbyte	~ 7 Mbytes

v 1.5.3 File

A file represents objects stored in files in the host environment. Section 8.2 expands the use of files which relate to the TextIO package.

1.6 VHDL DESIGN UNITS

VHDL contains several [i] design units constructs which can be independently analyzed and stored in a design library. A library is a collection of compiled VHDL design units. Design units can be stored in separate files or grouped in common files. The VHDL design units are shown in Table 1.6.

Table 1.6 VHDL Design Units

Design Unit	Comments
1. ENTITY	Represents the interface specification (I/O)
2. ARCHITECTURE	Represents the function or composition of an entity. Together the entity/architecture pair represents a component.
3. PACKAGE DECLARATION	Provides a collection of declarations (types, signals, components) or subprograms (procedures, functions). Shared variables (VHDL'93) can also be declared. The subprogram bodies are NOT described.
4. PACKAGE BODY	Provides a complete definition (i.e. the algorithm or body) of the subprograms. Values for deferred constants are declared.
5. CONFIGURATION	Binds a particular architecture to an entity or binds an entity/architecture pair to a component.

ff It is recommended to use the following notation for file naming convention. Use separate files for each separate unit, rather than common files which include multiple design units.

DESIGN FILE	PC NAME	WORKSTATION NAME
Entity	Name_e.vhd	EntityName_e.vhd
Architecture	Name_a.vhd	EntityName_e.ArchitectureName_a.vhd
entity/architecture pair	Name_ea.vhd	EntityName_e.ArchitectureName_ea.vhd
Package Declaration	Name_p.vhd	PackageName_p.vhd
Package Body	Name_b.vhd	PackageName_b.vhd
Package declaration and body	Name_pb.vhd	PackageName_pb.vhd
Configuration	Name_c.vhd	EntityName_e.ConfigName_c.vhd
Testbench	Name_tb.vhd	EntityName_e.ArchitectureName_ea.vhd

Note: PC name is currently restricted to an 8 character name followed by a period followed by a 3 character extension, thus causing the file name to be difficult to relate with the design unit. The testbench naming notation is gaining popularity, even though it represents an entity/architecture pair, and it is not a separate design unit.

Rationale: The file name should relate to the design name. The workstation name is a derivative of the file naming convention recommended by the Software Productivity Consortium for Ada. The above workstation file naming convention was recommended by Janick Bergeron⁵. However, for workstations, the PC naming notation without the 8 character restriction, has gained more acceptance in the user's community than the workstation notation.

Separate design files are easier to maintain, particularly on a large project. Combining an entity and an architecture or a package body and package declaration in one file is more difficult to maintain and can cause unnecessary recompilation of other design units because of the design units dependencies. Thus, if a package declaration is recompiled, then all design units which make use of that package must also be recompiled. However, if a package body is recompiled, no design units requires recompilation. Similarly, if an entity is recompiled then all the architectures of that entity must be recompiled, and all the architectures which instantiate components of those entity/architectures must also be recompiled. If however, only the architecture of an entity is recompiled, no other recompilation is necessary (see chapter 6 and 8).

1.6.1 ENTITY

An entity defines and represents the interface specification of a design and defines a component from the external viewpoint. Thus, an entity defines the inputs/outputs or "pins" of a component. It assigns the component name and the port names. See chapter 6 for an expanded discussion of entities. Figure 1.6.1 represents an entity for a counter. An entity may include port declarations which define the names, data types and directions of the port signals. An entity may have NO port declaration (e.g. testbench or system). Note that ports are of the class "signal".

1.6.1.1 Style

This example demonstrates several concepts in methodology including:

1. Comments
2. Header
3. Generics
4. Indentation
5. Line lengths
6. Statements per line
7. Declarations per line
8. Alignment of declarations

⁵ Guidelines for Writing VHDL Models in a Team Environment, Janick Bergeron, Bell-Northern Research Ltd., now with Qualis Design Corporation. Document is available via ftp from vhd1.org as /pub/misc/guidelines.paper.ps.

```

--
-- Project      : ATEP CLASS
-- File name    : count_e.vhd
-- Title        : COUNTER_NTY
-- Description  : Counter_Entity Description
-- Design Library : Atep_Lib
-- Analysis Dependency: None
-- Initialization : Model does not include a RESET. Initialization
--                  : is dependent on port initialization values.
-- Notes        : This model is not designed for synthesis.
-- Simulator(s) : Model Technology 4.2f on PC,
--                  : Cadence Leapfrog on Sun workstation
--
-- Revisions   :
-- Date        : Author Revision Comments
-- Tue Jul 19 22:52:20 1994 Cohen Rev A Creation
-- Wed Apr 5 16:50:20 1995 Cohen Rev B Addition of CountDly_g
--                  : Vnd1Cohen@aol.com generic
--
entity Counter_Nty is
    generic
        (Modulus_g : integer := 4;
          CountDly_g : time := 5 ns;
          Period_g : time := 100 ns);
    port
        (Count : out integer := 0);
end Counter_Nty;
--
-- Port INITIALIZATION (see chapter 4 for guidelines)
--
-- Generic INITIALIZATION
--
-- Interface constants, can be modified by configuration
-- integer := 4;
-- Generics enhance design adaptability
-- time := 5 ns;
-- default value, if not modified
-- time := 100 ns;
--

```

Figure 1.6.1 Counter Entity, ch1_dir\count_e.vhd

1.6.1.1.1 Comment

[1] A comment starts with two adjacent hyphens and extends up to the end of the line. A comment can appear on any line of a VHDL description.



The purpose of comments (any characters following "--") is to allow the function of a design to be understood by a designer not involved in the development of the code. Thus, a comment helps in understanding the code. Comments can be on the same line with the code if they are short, otherwise comment lines should be on their own. In this case, the block comments should immediately precede the code they describe.

Example:

```

subtype Int6_Typ is integer range 0 to 5; -- Used for counter
-- This type defines the states used in XYZ processor. The default
-- state is the idle state. The state machine is described
-- in detailed in document ABC.XYZ.
type State_Typ is (Idle, Fetch, Decode, Execute,
                  Interrupt, DMA);

```

Rationale: Trailing comments after the code are cumbersome. The comment should help understand the code that is about to be read, not the other way around.

1.6.1.1.2. Header

SM Each file should have a descriptive header which is a set of comments containing the following information (Note: The project should decide which header information is appropriate).

1. Project name.
2. File name.
3. Title of the design unit.
4. Description of the design unit including its purpose and model limitations.
5. Design library where the code is intended to be compiled in.
6. List of analysis dependencies, if any (e.g. packages, components (for simulation)).
7. Initialization of model (e.g. hardware RESET, port and signal initialization).
8. Notes or other items (e.g. synthesis aspect of design unit).
9. Author(s) and full address (email, phone number, etc.).
10. Simulator(s), simulator version(s), and platform(s) used.
11. Revision list containing version number, author(s), the dates, and a description of all changes performed.

Rationale: *Comments and headers are important to maintain proper documentation.*

Note: Throughout this book, the headers will include only a minimum set of documentation to conserve space. The files on disk contain full headers.

1.6.1.1.3. Generics

An entity also may define generics values as component parameters. [1] *Generics provide a channel for static information to be communicated to a block (e.g. architecture) from its environment. Unlike constants, however, the value of a generic can be supplied externally, either in a component instantiation (i.e. plugging in of a component, see chapter 6) or in a configuration specification or declaration (see chapter 9). Generics can be used to control the model size (e.g. array width and depth sizes), component instantiations, timing parameters, or any other user defined parameter.*

SM For non-VITAL compliant models use suffix "_g" to denote a generic. For VITAL compliant models (see chapter 12), use the recommendations defined in the VITAL specification.

Rationale: *A generic is like a constant but is declared in an entity. User readability is enhanced when the object class is known at a glance. VITAL models must conform to the VITAL specification.*

SM Avoid using "Hard-Coded" numbers for characteristics which may change throughout the lifetime of the model. Use generics or constants.

Rationale: *Generics or constants promote code reusability and increase the usefulness and lifetime of a design because the model can adapt to a variety of environments by postponing or modifying those parameters late in the design cycle (see chapter 8 on deferred constants, and chapter 9 on configurations). Another benefit of using constants and generics is the increased readability (e.g. using "EndCount_g" instead of 1179).*

1.6.1.1.4. Indentation

SM All declarative regions and block statements should be indented by at least 2 spaces. A block statement can be the concurrent statement part of an architecture, the else clause of an if statement, the body of a subprogram, etc. If at all possible, indentation levels in sequential statements should not exceed 4. Use subprograms to break the code into manageable parts (see chapter 2, and 3 for specific examples).

Rationale: *Indentation enhances readability. Too many indentation spaces quickly occupy a line. A large number of indentation levels is often an indication of bad programming style.*

1.6.1.1.5. Line length

SM Lines should not exceed 80 characters in length.

Rationale: *Restricting line lengths to less than 80 characters avoids confusing wrap-arounds when viewing the source on a regular text terminal, or when printed on a standard-sized printout.*

1.6.1.1.6. Statements per line

SM Each statement should start on a new line. Example:

```
Statement;
if condition then
  statement;
else
  statement;
end if;
```

Rationale: *More than one statement on a line makes the code difficult to read or scan quickly. This includes statements within statements.*

SM Long lines should be broken where there are white spaces and continued on the next line. Align the continuation line two or more spaces from the current level of indentation. Example:

```
variable SomeVeryLongName_v :
  atep_lib.SomePackageName_Pkg.SomeLongTypeName_Typ :=
  "10101010110011100001100111001",
variable X_v
  : integer;
```

Rationale: *Indenting line continuations makes it possible to quickly distinguish the continuation of a line from new statement.*

SM Use blank lines to group logically related text of code.

Rationale: *Blank lines enhance readability and modular organization.*

1.6.1.1.7 Declarations per line

SM Each declaration should start a new line.

Rationale: *It is easier to identify individual ports, generics, signals, variables, and change their order or types when their declarations are on separate lines.*

1.6.1.1.8 Alignment of declarations

SM Elements in interface declarations should be vertically aligned. Example:

```
procedure Test
(signal Data_s      : out A_Typ;
 constant Addr_c   : in  B_Typ;
 variable VeryLongName_v : inout C_Typ);
```

Rationale: *Vertical alignment of interface declarations allows quick identification of the various kind of interface declarations, their names, directions, and types.*

1.6.1.2. Entity Ports


Entities use [I] ports which provide channels of communication between the component and its environment. A port is a SIGNAL (or a wire) with a specified data flow direction. The following port types are allowed:

in -- input. A variable or a signal can READ a reference value of an in port, but cannot assign a value to it.




- Multiple reads of in ports are allowed. ☺
- Var := InPort; -- legal (reading an in port named InPort)
- Data_s <= InPort; -- legal
- InPort <= 5; -- Illegal (writing to an in port named InPort) ☹*

out -- Output. Signal assignments can be made to an out port, but data from an out port cannot be read.




- Multiple signal assignments are allowed (see chapter 4) ☺
- OutPort <= 7; -- legal (writing to an-OUT port named OutPort)
- Var := OutPort; -- ILLEGAL (reading from an OUT port named OutPort) ☹*

inout -- Bi-directional. Signal assignments can be made to an inout port, and data can be read from an inout port.



- Multiple signal assignments are allowed (see chapter 4) ☺
- InOutPort <= 7; -- legal (writing into an INOUT port named OutPort)
- Multiple reads of in ports are allowed. ☺
- Var := InOutPort; -- legal (variable reading from an INOUT port)

buffer – Out port with read capability. A buffer port may have at most ONE signal assignment within the architecture (i.e. a buffer port can be the only driver on a net)



– Concurrent statements

BufPort <= 7; – legal (writing into a Buffer port from one source) ☺

– Another concurrent statement

BufPort <= 8; – ILLEGAL (writing to a Buffer port from a second source) ☹*

– Multiple reads of buffer ports are allowed.

Data_s <= BufPort; – LEGAL (reading from a buffer port) ☺

SMO

Buffer ports should NOT be used.

Rationale: Buffer ports have no correspondence in actual hardware and they impose restrictions on what can be connected to them. If internal feedback is required, use an out port with an internal signal and a concurrent signal assignment.

It is important to note that in synthesis ports of direction OUT, INOUT and BUFFER has NO correlation with the kind of hardware drivers that is implemented (e.g. push-pull, open collector, or tri-state driver). This decision is determined by the values of the signals driven onto the ports and by the directed technology. Thus, if a 'Z' is assigned onto a port, the synthesizer will implement a tri-state or open collector hardware driver. However, if only forcing values (e.g. '1' and '0') are assigned with no 'Z', then a push-pull type of hardware driver will most likely be implemented. The technology library and the VHDL architectural code determine the kind of output design.

VHDL drivers and sources are discussed in chapter 4.

1.6.2 ARCHITECTURE

Architectures [1] describe the internal organization or operation of a design entity. An architecture body is used to describe the behavior, data flow, or structure of a design entity. Language rules for architectures include:

1. A single entity can have several architectures or implementations (e.g. behavioral descriptions, structural interconnects, ASIC revisions, ...).
2. There can be no architecture without an entity.
3. Libraries, use statements, ports, generics, and all other declarations (e.g. types, attributes, subprograms) defined within an entity are fully visible and accessible by the architectures of that entity.
4. Architectures can contain zero or more concurrent statements (i.e. pieces of code that operate concurrently with other pieces of codes). The concurrent statements are shown in Table 1.6.2 in order of importance, and graphically in Figure 1.6.2.

Table 1.6.2 Concurrent elements within an architecture

Order of Importance *	Concurrent Statement	Comment
1	process_statement	Sequential statements
2	concurrent_signal_assignment_statement	Data flow
3	component_instantiation_statement	Hardware blackbox
4	concurrent_procedure_call	Software blackbox
5	generate_statement	Build elements
6	concurrent_assertion_statement	User defined violations
7	block_statement	Hierarchy

* This order of importance is subjective, and is based on the author's experience.

A hardware blackbox is a hardware view of a concurrent statement and represents a component with port interfaces which are equivalent to pins of a component. A component is a blackbox because the internal operation is not necessarily known, and is not directly visible to the instantiating architecture. What is visible are the port interfaces. A component can be instantiated multiple times in an architecture, just like real hardware devices of the same design (e.g. SN54L00 gate) can be instantiated multiple times in a hardware design.

A software blackbox is a software view of a concurrent statement and is represented by a concurrent procedure with a parameter list representing the interfaces. Unlike a component, a concurrent procedure does not have an entity declaration since it does not have ports. However, like a component, it functions as a blackbox because it can be instantiated multiple times and its internal operations are not necessarily known and visible to the instantiating architecture. A concurrent procedure interfaces to the architectural signals through the interface list. An example of a concurrent procedure is a timing check procedure which is instantiated multiple times, once for each signal being verified.




Figure 1.6.2 Concurrent Elements within an Architecture

1.6.2.1 Process

A process is a concurrent statement of an architecture. Thus, an architecture can have several processes to describe the concurrent operation of the various pieces of the architecture (e.g. state machine, counter, ALU, multiplier). The process is discussed in greater details in chapter 6. The syntax of a process is as follows:

```

process_statement ::=
[process_label] [postponed] process [(sensitivity_list)] [is]
process_declarative_part
begin
process_statement_part
end [postponed] process [process_label];

process_declarative_part ::=
{ process_declarative_item }

process_declarative_item ::=
subprogram_declaration
| type_declaration
| subtype_declaration
| constant_declaration
| variable_declaration
| file_declaration
| alias_declaration
| attribute_declaration
| attribute_specification
| use_clause
| group_template_declaration
| group_declaration

process_statement_part ::= {sequential_statement}

sequential_statement ::=
wait_statement
| assertion_statement
| signal_assignment_statement
| variable_assignment_statement
| procedure_call_statement
| if_statement
| case_statement
| loop_statement
| next_statement
| exit_statement
| return_statement
| null_statement
    
```

A process executes the sequential statement in sequence UNTIL it gets suspended with a wait statement. A suspended process may resume after the time-out of a wait statement or as a result of an event (change in value) occurring on any signal in the sensitivity list of the process or the wait statement. A wait statement with no parameters cause the process to stop indefinitely. The wait statement is fully described in chapter 5. Examples of wait statements:

```
wait for 100 ns;      -- Process gets suspended for 100 ns
wait until clk = '1'; -- process gets suspended until
                    -- clk changes to a '1' value
wait;               -- Process is suspended forever
```

[1] The execution of a process statement consists of the repetitive execution of its sequence of statements. After the last statement in the sequence of statements of a process is executed, execution will immediately continue with the first statement in the sequence of statements (i.e. automatic looping back to the start). A sensitivity clause implies a wait statement at the end of a process (see chapter 6). Processes interface among each other through either internal signals or through global signals declared in packages (see chapter 8 and 10). They also communicate with the environment (i.e. the I/O) through the ports of the entity. Figure 1.6.2.1-1 represents the VHDL coding structure of an architecture. Figure 1.6.2.1-2 represents an architecture of the counter entity described in Figure 1.6.1. A variable is used for demonstration. This process could have been written without a variable.




Figure 1.6.2.1-1 VHDL Code Structure of an Architecture Using Processes

```

-- entity Counter_Nty is -- shown for reference
--
-- generic
--   (Modulus_g : integer := 4;
--     CountDly_g : time := 5 ns;
--     Period_g : time := 100 ns);
-- port
--   (Count : out integer := 0);
-- end Counter_Nty;

architecture Counter_Beh of Counter_Nty is
-- Declarations go here (signals, constants, types, subprograms)
-- All declarations defined here are visible by the architecture
begin
-- Process (concurrent statement)
Counter_Ibl: process
-- declarations go here (variables, constants, types, subprograms)
-- All declarations defined here are visible by the process only
-- Next variable is used to initialize the value of the counter.
-- Note "v" as a convention in the name.
variable Count_v : integer := 0;
begin
-- wait for clock period
wait for Period_g;

-- compute next value of count using a pre-initialized variable
-- Variable is updated IMMEDIATELY
-- Modulus is the remainder of an integer division, thus
-- 7 / 4 is equal to 1 with a remainder of 3
Count_v := (Count_v + 1) mod Modulus_g;

-- Signal assignment of the value of count.
-- Signal assignments are not instantaneous, but occur
-- when no more computations are performed for the current
-- time period.
Count <= Count_v after CountDly_g;
end process Counter_Ibl;
end Counter_Beh;

```

Figure 1.6.2-1 Counter Architecture, ch1_dir\count_a.vhd

1.7 COMPILATION, ELABORATION, SIMULATION

Figure 1.7 represents the compilation and elaboration process prior to simulation. All VHDL analyzers/simulators store analyzed designs in design libraries. The VHDL '87 and VHDL '93 are provided with library STD which includes two packages: Standard and TextIO. A package represents a program unit which allows the specification of groups of logically related declarations (see chapter 8). The Standard package includes various data type and functions definitions; it is reproduced in appendix B and a copy of Model Technology's⁶ version is supplied on disk. [1] Every design unit except package Standard is assumed to contain the following *implicit context items* as part of its context clause:

library Std, Work; use Std.Standard.all;

⁶ Model Technology Incorporated, 8905 SW Nimbus Avenue, Suite 150,

Beaverton, OR 97005-7159




Figure 1.7 Compilation and Elaboration Prior to Simulation

Since package Standard is always read by the analyzer, every type and function defined in this package is accessible to the user. Package TextIO provides type definitions and routines to read and write data from/to text files. This package is reproduced in appendix C and a copy of Model Technology's version 4.2f is also supplied on disk. TextIO package is discussed in chapter 8.

Files ready for compilation are stored in files in the host environment. The VHDL analyzer (sometimes referred to as compiler) reads the package Standard from the STD library. It then reads the VHDL files and starts the compilation. If the VHDL code includes the statement *"library Name_Lib;"* then the compiler verifies that this library exists and provides an error message if it does not. A user must create a library that is intended to be used. Most VHDL vendors supply tools to create libraries, to compile and simulate VHDL code. These tools provide a comprehensive set of error messages which occur during compilation and simulation. They supply a source language debugger which allows a user to set breakpoints, to single step through the code, and to perform many other debug activities (e.g. viewing or tracing variables, signals, and drivers). They also supply a user interface which displays simulation waveforms and a listing of signals and variables as they change in values during the simulation.

During compilation the compiler reads any package declared in the user file. If the analyzer finds no error in the analyzed file, it stores the compiled design into the designated library. The default library is "work". Once a design with an entity and an architecture is compiled, it is ready to simulate. When the simulator is called, a user supplies the design unit to be simulated from the designated library and initiates the simulation process. Prior to simulation, the design is first elaborated. Elaboration consists of the following tasks:

1. **Hierarchical expansion.** This is an expansion of the design hierarchy (e.g. components within components)
 2. **Elaboration of generics and declarative parts.** This step creates a generic constant of the indicated subtype for each of the generics. It elaborates the declarative parts including the type declarations and constraints of types and subtypes. Thus if a range constraints (e.g. width of a memory bus) is defined in terms of a generic, that constraint is expanded during this step. This enables the user to fix the dimensions or parameters of the model late in the design process as a function of generics
 3. **Binding of components.** This step binds components to architectures.
 4. **Storage allocation of objects.** This step allocates memory storage for the various objects in preparation for simulation.
 5. **Initialization values of objects.** All signals and variables are initialized either to their default values or to the user defined initialization values.
- After elaboration, the initialization process takes place. Specifically,
1. **Explicit signals computed.** The explicit signals, including ports of entities and signals of architectures, are initialized, resolved and assigned values (see chapter 2, 4 and 6 for resolved signals).
 2. **Implicit signals assigned values.** Signals declared implicitly with attributes (see chapter 5) are assigned values.

3. **Processes are executed until suspended.** Every concurrent statement is executed until it is suspended as a result of an explicit or implicit wait statement (see chapter 5).
4. **Simulation time is reset to 0.**

Chapter 4 discusses initializations with an example. Note that the elaboration and simulations are steps accomplished internal to the simulator and may not necessarily be directly controlled by the user.



Design units should be placed in design libraries other than *work*. The library name should reflect the family of devices or of functions the library holds. Thus *F54_Lib* can hold components of the 5400 library, *Utilities_Lib* can hold packages which include translate or convert packages,

Rationale: Every design except package Standard contains the implicit context item as part of its context clause:

```
library STD, Work;
use STD.Standard.all;
```

If library *work* is used then no library reference statement is needed. When large designs are implemented by different organizations, the use of one library can create ambiguities and errors. For example if one organization defines a package called *"Utilities_Pkg"* in file *UtilX_pb.vhd* and another organization defines a different package called *"Utilities_Pkg"* in file *UtilY_Pb.vhd*, then, the last compiled design unit in the library will be the design unit in effect (even though the packages are defined in separate files). If both design units are compiled in library *work*, then incorrect operation will result for the models which attempt to access elements from the compiled design unit which were intended for other designs. This is because those elements may either not exist or may be defined differently in the packages.

Separating the packages in different libraries, and referencing the libraries needed for each model prevents this design unit association problem.

1.7.1 Compilation Example

The compilation and simulation of the counter example was performed using V-Systems from Model Technology Design Environment. The compilation results are presented in Figure 1.7.1-1. The library used throughout this book is called *"ATEP_Lib"*. Other VHDL tool vendors have similar compilation procedures.




Figure 1.7.1-1 Compilation of Counter Entity and Architecture

1.7.2 Simulation Example

Figure 1.7.2 shows the simulation script for Model Technology's simulator, the simulation output waveforms, and the output list file for the counter model.

Note that Model Technology provides the following views during simulation:

1. Waveform display. Any signal (or port) can be viewed by name and path in hex, octal, binary, or symbolic notation (for enumeration types).
2. List view. Displays a listing of times and values of signals as they change in values.
3. Variable view. Displays variables, constants, and generics for the active process.
4. Signal view. Displays signals within a level of hierarchy.
5. Structure view. Displays levels of hierarchy for each component instantiation.
6. Source view. Displays source code within a structure. It also enables a user to insert breakpoints.
7. Transcript window. This represents the user interface to insert simulation commands and to display the commands, and all the assertions and writes to Outputs.
8. Process windows. Displays all the processes in the current region.

Other simulators, like *Leapfrog*⁷, also provide the capability to display variables in the waveform display.

⁷ Leapfrog is a product of Cadence Design Systems, Inc

```

vsim -lib atep_lib Counter_Nny Counter_Beh
# Loading H:\VHDL\std.standard
# Loading atep_lib.Counter_Nny(Counter_Beh)
wave *
list *
run 1000
step
# Next activity is in 95 ns.
step
write list listfile
    
```

1. Request to show all signal waveforms
2. Request to list all signals
3. Request to run
4. Request to single step
5. Request to write list file

```

File Library Project Run Signals Options Window Help
Process
[Ready> counter_ib1 /
count = 2
Signals
Transcript
wave *
list *
run 1000
step
VHDL>
    
```

ns	delta	count
0	+0	0
105	+0	1
205	+0	2
305	+0	3
405	+0	0
505	+0	1

```

20 process
21 -- declarations go here (variables, c
22 -- all declarations defined here are
23
24 -- Next variable is used to initialize
25 -- Note "u" as a convention in the n
26 variable Count_u : integer := 0;
27
28 begin
29 -- wait for clock period
30 wait for Period_g;
31
    
```

```

File Edit Options
ns delta count
0 +0 0
105 +0 1
205 +0 2
305 +0 3
405 +0 0
505 +0 1
    
```

```

File Edit Options
modulus_g = 4
countdy_g = 5 ns
period_g = 100 ns
count_v = 2
    
```

Figure 1.7.2 Counter Model Simulation

EXERCISES

1. Modify the counter architecture from and “up” counter to a “down” counter using the `if .. then .. else .. end if` control structure (instead of the `mod`).
2. Compile and simulate the down counter.

3. Write and compile an entity which includes the following pins:

Port Name	Port type	Port Direction
In1	Integer	input
In2	Integer	input
Out1	Integer	output

The entity shall have a generic called `Increment_g` of type integer with a value of 10.

4. Provide specific examples for the various levels of modeling descriptions.

2. BASIC LANGUAGE ELEMENTS

This chapter covers the fundamental structures of the language including the identifiers, delimiters, literals, types, subtypes, predefined attributes and aliases. Coding styles and guidelines with regards to these concepts are also presented with examples. A reader familiar with VHDL should study these coding rules and may use this chapter as reference. An instructor may wish to cover, on an as needed basis, the sections of this chapter necessary to progress to other concepts.

2.1 LEXICAL ELEMENTS

[!] *Lexical element are identifiers, delimiters, literals, and comments.*

2.1.1 Identifiers

Identifiers are names that identify various VHDL objects, procedures, functions, processes, etc. The syntax for a basic identifier is:

```
basic_identifier ::= letter {underline} letter_or_digit
letter_or_digit ::= letter | digit
letter           ::= upper_case_letter | lower_case_letter
```

There are eight rules to follow when constructing VHDL identifiers.

1. Identifiers can only contain letters, numbers, and underscores⁸.
2. Identifiers can be of any length as long as the entire identifier appears within a line⁸.
3. In identifiers VHDL does not distinguish between upper and lower case letters⁸.
4. Identifiers cannot have the same name as a keyword⁸.
5. Identifiers must begin with a letter⁸.
6. Identifiers cannot have underscores at the beginning, end, or side by side⁸.
7. Underscores in identifiers are significant⁸.
8. No space is allowed within a basic identifier since a space is a separator.

Note: VHDL'93 also allows extended identifiers which are braced between two back-slash characters. The extended identifiers can be used to integrate VHDL code with other tools which use extended identifiers. Its syntax is:
 extended_identifier ::= \graphic_character {graphic_character}



Avoid the use of extended identifiers.

Rationale: Extended identifiers are not compatible with VHDL'87. The use of spaces and operators reduce readability. Extended identifiers are case sensitive and can cause errors.

EXAMPLES:

- INTGR9 ☹
- Intgr1_5 ☹
- Intgr1-5 ☹*
- Acquire ☹*
- _On_State ☹*
- Zero_To_3 ☹*
- 0to3 ☹*
- Abc@def ☹
- \1 2bex@#- +Name \ -- VHDL'93 ☹*
- \1 2bex@#- +Name_ \ -- VHDL'87 ☹*

⁸ *Rendez Vous with Ada, A Programmer's Introduction*, David J. Naidich, John Wiley & Sons, Inc. Copyright ©1989 by David Naidich.

2.1.1.1.1 Port Identifiers

The philosophy of self documenting code used by experienced modelers depends heavily on the very descriptive names for user defined identifiers. There are several objectives in the naming of VHDL objects, some of which are conflicting in nature. Table 2.1.1-1 provides a list of port identifiers objectives and requirements.

Table 2.1.1-1 Port Identifiers Objectives / Requirements and Comments.

ITEM #	OBJECTIVE/REQUIREMENT	RATIONALE/COMMENT
1	Port names should not exceed 16 characters, including size of array.	Size limitation on some tools (e.g. synthesis tools). This requirement is very tool specific.
2	Names of ports should be same as name of connecting signal in next level architecture, and must be same as port names in other connecting entities.	Use of automated drawing tools to draw signal names from port names. Readability is also enhanced.
3	For large designs, names of ports should identify the origin of the design partition.	Enhances readability because it identifies source of signal (e.g. Microprocessor, memory).
4	Names of ports should identify polarity of signals	Enhances readability.
5	Names of ports may identify a registered or delayed version of an original, non delayed signal.	Enhances readability.

V 2.1.1.2 Identifier Naming Convention

A general naming convention for identifiers is provided below as a set of guidelines. These guidelines can be modified as required by the project.



IdentifierName ::=

[prefix][partition]Identifier_Name[delayed][Polarity]_[Suffix]

PREFIXES are used in the naming of timing parameters in a manner compliant with the VITAL (VHDL Initiative Toward ASIC Libraries) specification which could allow back-annotation of timing parameters. Table 12.3 provides a list of prefixes which are VITAL compliant. Prefixes can also be used in the labeling names of component instantiations. The proposed convention is "Uxx_ComponentName", where "x" is an integer. Examples:

U1_UartXmit : UartXmit_Nty port map (..)

Rationale: Prefixes for timing delay are *VITAL* compatible. The style adds to the intended meaning of the identifier. For component instantiations, the prefix *Uxx* ComponentName enhances readability of the instantiation of the component. It also provides an extra check for the code writer when the component configuration is written (see chapter 9). For example:
for U10_Receiver_Nty: Receiver_Nty use ...

PARTITION is one character representing the partition name, preferably in lower case (e.g. "r" for Receiver partition). The partition prefix is applicable only to ports or internal signals and variables which are synthesized to registers. It is not applicable to types, procedures, functions, process, block, entity or architecture names.

Rationale: The partition provides additional information about the source of signals and registers.

IDENTIFIER_NAME represents the name of the object in mixed or upper case, with the first character in upper case. The name may also use underscores for separators, however, mixed case may be sufficient from a readability standpoint. Common nouns should be used when naming non-Boolean objects. They generally should be full descriptive words. When naming Boolean objects, predicate clauses or adjectives should be used. Boolean objects should easily be read as if bracketed by the clause "if .. then". Acronyms should only be used if their meaning is obvious to the design community.

Rationale: The identifier name should be readable and should provide some level of comprehension.

DELAYED is one character "R" to indicate a register delay version of the original signal. This is applicable only to ports or internal signals and variables which are synthesized to registers.

Rationale: The registered or delayed characteristics enhances readability for synthesizable designs.

POLARITY represents a logical polarity for signals of type standard logic or standard logic vectors, where "T" represents active TRUE, and "F" or "N" represents active FALSE. This is applicable only to ports or internal signals and variables which are synthesized to registers. If the identifier name ends with a "T" and the polarity is active TRUE, then the polarity is omitted. Conversely if the identifier name ends with an "F" and the polarity is false, then the polarity is omitted. Examples:

nExtract -- active TRUE nBuffT -- active True
nExtractF -- active false nBuffF -- active false

Rationale: The polarity enhances readability and debugging of the operation of the design.

SUFFIX represents additional information about the identifiers. Table 2.1.1.2 is a summary of the recommended suffixes.

Rationale: The suffix provides additional information about the category of the identifier, thus enhancing readability.

Port names should reflect manufacturer's port name if they are available because it enhances readability. The use of suffixes on port names and on signals connecting to component ports has its drawbacks; it inhibits the use of automated tools to generate the drawings, and it could impede readability. Thus, it is recommended that for signals which connect to component ports, **DO NOT** use the suffix (*_s*). However, use the suffix (*_s*) for signals which are not ports, or for formal subprograms parameters of class signal. When naming signals connected to ports, use the port name of the driving signal. Figure 2.1.1.2 provides an example of signals interconnecting ports of components.




Figure 2.1.1.2 Naming Signals Interconnecting Ports of Components.

Table 2.1.1.2 Summary of the Recommended Suffixes

CATEGORY	SUFFIX	COMMENTS	EXAMPLE
Object	<i>_s</i>	signal from signal class, used in architectures and in subprograms.	signal Data_s : bit;
	<i>_p</i>	Port. Port names and signals connecting to component ports may omit the suffix.	Address_p : out Integer;
Object	<i>_v</i>	variable from variable class	variable Count_v : Integer;
	<i>_i</i>	index of a loop	for Count_i in 1 to 10 loop
Object	<i>_g</i>	generic	generic (Limit_g : Integer := 5);
Object	<i>_c</i>	constant from a constant class, used in packages, architectures, and subprograms	constant StartAddr_c : Bit_Vector(31 downto 0) := X"0000_FABC";
Object	<i>_f</i>	file from a file class	file Data_f : Sid.TextIO(text is in : "data.txt"; -- VHDL'87
Library	<i>_Lib</i>	Library which holds design units for a design.	library Math_Lib;
Package	<i>_Pkg</i>	Package which holds constant, type, and subprogram definitions.	package Design_Pkg is
Entity	<i>_Nty</i>	Entity which defines the I/O interfaces	entity EEPROM_Nty is
Type	<i>_Typ</i>	Type and subtype definitions	type State_Typ is (Idle, Ready, Off);
Label	<i>_Lbl</i>	label for loops, processes, etc.	Traverse_Lbl: for Count_i in Count_Typ loop
Architecture	<i>_Beh</i> , <i>_a</i> , <i>_Rtl</i> , <i>_Str</i> , <i>_fnc</i>	Behavior architecture Architecture RTL architecture Structural architecture Functional architecture	architecture EEPROM_Beh of ... -- EEPROM_a -- EEPROM_Rtl -- EEPROM_Str -- EEPROM_Fnc
Configuration	<i>_Cfg</i>	Configuration	configuration EEPROM_Cfg of EEPROM_Nty is

SM Identifiers for library and package design units should be allocated from a single source (project management). Library and package names should consist of noun phrases in mixed or upper case. Library names should depict an appropriate program, project, design tool, or logical name.

Rationale: *Maintains consistency and avoid confusion across the project.*

SM Identifiers for entities should consist of noun phrases depicting the appropriate hardware or logical name in upper or mixed case (e.g. StateMachine_Nty).

Rationale: *Enhances readability.*

SM Identifiers for labels, constants, variables, signals, attributes, and generics should consist of noun phrases specific to their usage, thus indicating the purpose of the object and not its type. They generally should be full descriptive words. Acronyms should only be used if their meaning is obvious to the design community. Examples: MaxCount_c, LoopCount_v, Packet_s.

Rationale: *Enhances readability.*

SM The VHDL name of predefined identifiers, including the identifiers in the Sid and IEEE design libraries shall never be used for other identifiers. Examples: type DoNotUse_Typ is (FF, Time, Min, Ms, EOT, ACK, Real, Std, On);

Rationale: *Use of predefined identifiers causes confusion. In addition, some VHDL compilers and simulators have difficulty dealing with such identifiers which reduces code portability.*

SM Identifiers for ports or signals should consider down stream design process tools for limitations on character set, length, case and bus naming conventions that would supersede any general guides. As an example, if schematic capture is used to create VHDL, the underscore may be avoided because a wire will mask the underscore if the signal name is placed over the wire.

Rationale: *Prevent confusion and enhancing readability.*

Examples of port or signal names:

- dAddressT -- DMA address True, port name
- dAddressT_s -- DMA address True, internal signal
- dAddressT_v -- DMA address True, variable
- pRWF -- Processor Read Write Active False.
- pRwRF -- Processor Read Write, Registered Active False
- IsDone -- Boolean, no delay, no polarity
- POwnrBus -- Boolean, Processor owns bus state, no partition

AM Identifiers for subprograms (i.e. procedures and functions) should be verb phrases descriptive of their actions such that their functionality can be interpreted from the context of usage. Examples:

```
upper_to_lower      uppercase_memory_convert
bit_to_integer      initialize_memory_convert
```

Rationale: The designer should not have to go to the subprogram source code to understand the code from which its called.

AM Identifiers for types and subtypes should be noun phrases more general to the scope of the design unit containing it. Examples:

```
subtype int8_typ is integer range 1 to 8;
subtype RL_Typ is Std_Logic; -- Resolved Logic type
subtype RLV31_0_Typ is Std_Logic_Vector (31 downto 0);
type MachinesState_Typ is (Standby, Transmit, Receive);
```

Rationale: Enhances readability

2.1.1.3. Accessing Identifiers Defined in Packages

AM If an identifier is declared in a package, use either of the following methods to explicitly document the identifier:

1. Include the following two statements "use Library_Name.Package_Name.all;" "use Library_Name.Package_Name.;" This allows the definition of the path without the library name. When declaring or using the identifier, include the package name (e.g. Package_Name.Identifier). For Example:

```
use Std.TextIO.all;
use Std.TextIO;
...
variable line_v : TextIO.Line;
TextIO.Write(line_v, string("Done test"));
```

2. With VHDL'93, use aliases which provides a very useful feature which is very similar in functionality to the Ada "rename" clause. This allows long paths or long names to effectively be renamed. Use one of the following aliases:

- a) Provide an alias for the path, and use this alias in the access of the identifier specified in the package. Example:
- ```
alias TX_PKG is Std.TextIO;
variable Outline_v : TX_PKG.Line;
TX_PKG.Write(Outline_v, string("Done test"));
```

b) Alias the identifier, and use the alias. VHDL'93 allows for this method, however the user is cautioned that it introduces another nomenclature for the type, and thus may introduce more confusion. Example:

```
alias MLV_Typ is IEEE.Std_Logic_1164.Std_Logic_Vector;
signal Addr_5 : MLV_Typ(31 downto 0);
```

See section 2.6 for more detailed explanations, with examples, on the use of aliases for VHDL'93.

**Exception:** If the user community is very familiar with the contents of a package, then the path may be excluded from being connected with the identifier. An example of such package is IEEE.Std\_Logic\_1164. Another exception may be TextIO package. It is recommended that the path be included for the TextIO procedures "READ" and "WRITE" because those procedures are often overloaded with user defined "READ" and "WRITE" procedures for the transfer of data.

**Rationale:** It is essential that the code be maintainable. Relying on the compiler to find all the identifiers declared in packages is adequate for computers, but not humans. Providing the package name as the path, without the library name, is adequate for VHDL'87 because the reader is provided full knowledge about the source of the identifier (the library name because of the "use" statement, and the package name which is attached to the identifier). VHDL'93 offers another method in documenting the source of the identifiers with aliases. Method #1 (providing the path without aliasing) is preferred because it is compatible with VHDL'87.

### 2.1.1.4. Capitalization

**AM** Lower case should be used for all VHDL reserved words and VHDL attribute definitions. Mixed case should be used for all other identifiers, with consistent casing in all the code. Some organizations recommend that subprograms (i.e. functions and procedures) be written in upper case to distinguish them from identifiers. Other organizations insist on using upper case for the reserved words.

**Rationale:** User defined keywords should not depend on capitalization to be readable or meaningful. When user identifiers are in mixed or upper case, they stand out.

Table 2.1.1.3 provides a list of reserved words.





Avoid using spacing before the following delimiters:

1. The semicolon ;
  2. The colon : -- after a label only, use spacing elsewhere
  3. The parentheses () -- Parentheses may be started on a continuation line
- For ALL other delimiters use one or more spacing before and after using the delimiter.

Examples:

```
signal Addr_s : Std_Logic_Vector(31 downto 0);
SendCharacter
(Data_c => ToSendData_v,
 Data_s => DataBus);
If Data_v > Data_Typ'high then ...
```

**Rationale:** These rules enhance code readability. The semicolon is a terminator and thus needs no separator. The colon after a label can be thought of as part of the label. The parentheses embrace parameters which are part of the object's definition. Long lines are more readable when elements embraced in parentheses are started on a new continuation line.

## 2.2.2 Literals

[1] A literal is a value that is directly specified in the description of a design. A literal can be a bit string literal, enumeration literal, numeric literal, or the literal null.



Use underscores for numerical literals.

**Rationale:** Enhance readability

### 2.2.2.1 Decimal literals

The syntax for decimal literals is:

```
decimal_literal ::= integer [integer][exponent]
integer ::= digit [underline] digit
exponent ::= E [+] integer | E [-] integer
```

Examples:

```
12 0 1E6 123 456 -- integer literals
12.0 0.0 0.456 3.14159 26 -- real literals
1.34E-12 1.0E+6 6.023E24 -- real literals with exponents
```

### 2.2.2.2 Based literals

```
based_literal ::= Literals:
base#based_integer [.based_integer]exponent
```

Examples:

```
2#1111_1111# 16#FF# 016#0FF# integer literal of value 255
```

```
16#FF#E1 2#1110_0000# integer literal of value 224
16#F.FF#E+2 2#1.1111_1111_111#E11 - real literal of value 4095.0
```

### 2.2.2.3 Character literals

[1] A character literal is a literal of the character type (Std.Character from the package STANDARD). Character literals are formed by enclosing one of the graphics characters (including the space and non-breaking space characters) between two apostrophe(') characters. Examples include 'A', ' ', and the single quote.

### 2.2.2.4 String literals

[1] A string literal is a sequence of graphics characters, or possibly none, enclosed between two quotation marks ("). The type of a string literal is determined from the context.

```
"This is a string"
""
" " "A" "" ""
"1011"
-- an empty string literal
-- three strings of length 1
-- a string of four characters.
```

A string must fit on one line. Longer sequences can be obtained by concatenation of string literals.

```
"First part of a sequence of characters " &
"that continues on the next line"
-- one string literal in all.
```

### 2.2.2.5 Bit string literals

[1] A bit string literal is formed by a sequence of extended digits enclosed between two quotations and preceded by a base specifier. The type of a bit string literal is determined from the context. The length of a bit string is the length of its string literal value. Figure 2.2.2.5 represents an example which utilized bit string literals. The syntax for bit string literals is:

```
bit_string_literal ::=
base_specifier ["bit_value"]
base_specifier ::=
B -- for Binary notation (0, 1)
O -- for Octal notation (0 ..7)
X -- for hexadecimal notation (0 ..9, A, B, C, D, E, F)
```

An underline character inserted between adjacent character digits of a bit string does not affect the value of this literal.

VHDL'87 bit string literals can only be defined for Bit\_Vector type. VHDL'93 is more flexible, and bit string literals can be used for any enumeration type that uses '0' and '1' in its enumeration (e.g. type IEEE.Std\_Logic\_1164.Std\_Logic\_Vector, and String type).

```

architecture String_Beh of String_Nty is
begin
 -- Process (concurrent statement)
 Test_lbl: process
 -- type string is defined in Standard Pkg.
 variable S1_v : string(1 to 12);
 -- type BitVector is defined in Standard Pkg
 variable BitVect_v : Bit_Vector(12 downto 1);
begin
 S1_v := "111111111111"; -- string ☺
 -- Incompatible types for assignment. ☹ *VHDL'87 ONLY
 -- B"1111_1111_1111" is not a string! ☺ for VHDL'93
 -- S1_v := B"1111_1111_1111";
 -- Incompatible types for assignment. ☹ *VHDL'87 ONLY
 -- S1_v := X"FFF"; ☺ for VHDL'93 (12 bits of ones)
 BitVect_v := "111111111111";
 -- B"1111_1111_1111" is a string literal ☺
 BitVect_v := B"1111_1111_1111";
 -- X"FFF" is a string literal ☺
 BitVect_v := X"FFF";
 wait; -- This statement suspends the process
 end process Test_lbl;
end String_Beh;

```

Figure 2.2.2.5 Bit String Literals, ch2\_dir\string\_ea.vhd

2.2.3 Operators and Operator Precedence

The operators that may be used in expressions are shown in Table 2.2.3. [1] Each operator belongs to a class of operators, all of which have the same precedence levels. The precedence of operators is maintained even if the operators are overloaded (see chapter 7).

Table 2.2.3 VHDL Operators

| Precedence | Operator Class         | Operators                                       |
|------------|------------------------|-------------------------------------------------|
| LOW        | Logical operator       | and   or   nand   nor   xor   xnor <sup>9</sup> |
|            | relational operator    | =   /=   <   <=   >   >=                        |
|            | shift operator         | sll   srl   sla   sra   rol   ror               |
|            | adding operator        | +   -   &                                       |
|            | sign                   | +                                               |
| ↑          | Multiplying operator   | *   /   mod   rem                               |
|            | Miscellaneous operator | **   abs   not                                  |
| HI         |                        |                                                 |

<sup>9</sup> xnor and shift operators are for VHDL'93 only

2.2.3.1 Logical operators

[1] The logical operators and, or, nand, nor, xor (also xnor for VHDL'93), and not are defined for ONLY for the predefined types Bit and Boolean (i.e. the right and left hand operands for those operators can be either a Bit or a Boolean) and the result of the operation is of type Boolean (see 2.3.1.2.1). [1] For short-circuit operators and, or, nand, and nor on types Bit and Boolean, the right operand is evaluated only if the value of the left hand operand is not sufficient to determine the result of the operation. For operators and and nand, the right hand is evaluated only if the value of the left operand is True; for or and nor, the right operand is evaluated only if the left operand is False.

Note that the Std\_Logic\_1164 package defines overloaded operators and, or, nand, nor, xor, xnor, and not for operands of type std\_ulogic\_vector and std\_logic\_vector (where the size of the vector is 1 to "n" bits). These overloaded operators return results which are of type std\_ulogic\_vector or std\_logic\_vector, and are different than the predefined operators which operate on bits and Boolean and return a Boolean type.

2.2.3.2 Relational Operators

[1] Relational Operators include tests for equality, inequality, and ordering of operands. The operands of each relational operator must be the same type unless the relational operators are overloaded (see chapter 7). [1] The result type of each relational operator is the predefined type Boolean. Figure 2.2.3.2 represents an example which applies Boolean types, logical and relational operators, and demonstrate the short-circuit operation.

```

architecture Bool_Beh of Bool_Nty is
type States_Typ is (Idle, InUse, Waiting, Suspended);
begin
 -- Bool_Beh
 Test_lbl: process
 variable BusActive_v : boolean := true;
 variable BusState_v : States_Typ := Idle;
 variable UnlAllocated_v : boolean := true;
 variable I_v : Integer := 0;
 variable K_v : Integer := 9;
begin
 BusActive_v := BusState_v = InUse -- yields boolean
 BusActive_v and UnlAllocated_v;
 if BusActive_v and K_v = 10 then
 UnlAllocated_v := false;
 else
 UnlAllocated_v := true;
 end if;
 -- division by ZERO avoided because of short circuit operator "and"
 if I_v /= 0 and K_v / I_v > 4 then
 UnlAllocated_v := BusState_v /= Idle or I_v > 10;
 end if;
 wait;
 end process Test_lbl;
end Bool_Beh;

```

Note that "and" operator operates on boolean types

Figure 2.2.3.2 Logical and Short-Circuit Operation, ch2\_dir\bool\_ea.vhd

2.2.3.3 Shift Operators

Shift operators are new for VHDL'93 and are [1] defined for any one-dimensional array (see section 2.3.2.1.1) whose element type is either of the predefined types Bit or Boolean. Table 2.2.3.3 summarizes the shift operators. The left operand is any one-dimensional array type whose element type is Bit or Boolean. The right operand type is an integer. The result type is the same as the left operand. [1] If the right operand of the shift operation is 0 or if the left operand is a null array, then the result of all these operators is the value of the left operand. In addition, if the right operand (the integer) is negative, the direction of the shift is reversed. The right operand indicates the amount of shifts or rotate to perform. Figure 2.2.3.3 demonstrates all these shift operations.

Note that the predefined shift operators for VHDL'93 operate on types Bits or Boolean ONLY. However, numeric packages<sup>10</sup> are available which perform most of these shift operations on vectors of type SIGNED and UNSIGNED which are unconstrained arrays of Std\_Logic\_Vector and Bit\_Vector. The definition of those types is provided below:  
 type UNSIGNED is array (natural range <>) of Std\_Logic;  
 type SIGNED is array (natural range <>) of Std\_Logic;  
 type UNSIGNED is array (natural range <>) of Bit;  
 type SIGNED is array (natural range <>) of Bit;

The advantages of using those packages is that the shift operators can be used with VHDL'87.

Table 2.2.3.3 Shift Operators

| Operator | Operation              | Explanation | Example<br>L: Bit_Vector(7 downto 0)<br>:= "11001001" | Result               |
|----------|------------------------|-------------|-------------------------------------------------------|----------------------|
| sll      | Shift left logical     |             | L := L sll 3;<br>Q := L sll - 3;                      | 01001000<br>00011001 |
| srl      | Shift right logical    |             | Q := L srl 3;<br>Q := L srl - 3;                      | 00011001<br>01001000 |
| sla      | Shift left arithmetic  |             | Q := L sla 3;<br>Q := L sla - 3;                      | 01001111<br>11111001 |
| sra      | Shift right arithmetic |             | Q := L sra 3;<br>Q := L sra - 3;                      | 11111001<br>01001111 |
| rol      | Rotate left logical    |             | Q := L rol 3;<br>Q := L rol - 3;                      | 01001110<br>00111001 |
| ror      | Rotate right logical   |             | Q := L ror 3;<br>Q := L ror - 3;                      | 00111001<br>01001110 |

<sup>10</sup> Numeric packages are available via ftp from "vhdl.org" via "vhdl.org/vhdl/synth/numeric\_std.vhd". Other numeric packages are included on disk in the Synopsys subdirectory.

```

architecture Shift_a of Shift_Ncy is
begin
 -- Shift_a
 Shift_Lbl : process
 variable Q_v : Bit_Vector(7 downto 0) := "11001001";
 variable R_v : Bit_Vector(7 downto 0);
begin
 -- process Shift_Lbl
 R_v := Q_v sll 3; -- 01001000
 R_v := Q_v sll - 3; -- 00011001
 R_v := Q_v sll 10; -- 00000000

 R_v := Q_v srl 3; -- 00011001
 R_v := Q_v srl - 3; -- 01001000
 R_v := Q_v srl 10; -- 00000000

 R_v := Q_v sla 3; -- 01001111
 R_v := Q_v sla - 3; -- 11111001
 R_v := Q_v sla 10; -- 11111111

 R_v := Q_v sra 3; -- 11111001
 R_v := Q_v sra - 3; -- 01001111
 R_v := Q_v sra 10; -- 11111111

 R_v := Q_v rol 3; -- 01001110
 R_v := Q_v rol - 3; -- 00111001
 R_v := Q_v rol 10; -- 00100111

 R_v := Q_v ror 3; -- 00111001
 R_v := Q_v ror - 3; -- 01001110
 R_v := Q_v ror 10; -- 01110010

wait;
end process Shift_Lbl;
end Shift_a;

```

Figure 2.2.3.3 Shift Operations, VHDL'93, ch2\_dir\shift\_ea.vhd

2.2.3.4 The Concatenation "&" Operator

The concatenation operator is predefined for any one-dimensional array type. [1] If both operands are one-dimensional arrays of the same type, the result of the concatenation is a one-dimensional array of the same type whose length is the sum of the lengths of its operands, and whose elements consist of the elements of the left operand (in left to right order) followed by the elements of the right operand (in left to right order). The direction of the result is the direction of the left operand, unless the left operand is a null array, in which case the direction of the result is that of the right operand.

If the range of an array is "L to R" (e.g. Bit\_Vector (0 to 10) then this [1] range is called an ascending range; if L > R, then the range is a null range. Conversely, if the range of an array is L downto R (e.g. Bit\_Vector(10 downto 0) then this [1] range is called a descending range; if L < R, then the range is a null range.

[1] If both operands are null arrays, then the result of the concatenation is the right operand. Otherwise, the direction and bounds of the result are determined as follows: Let S be the index subtype of the base type of the result. The direction of the result of the concatenation is the direction of S, and the left bound of the result is S'left.

Figure 2.2.3.4 provides some examples which demonstrate this rule. See section 2.3.2.1.2

for recommendations on slices declaration.

```

subtype Byte_Typ is Bit_Vector(7 downto 0);
-- Base type of result is Byte_Typ with direction 7 downto 0.
-- Thus, the left bound of the result is Byte_Typ'left, or 7.
constant N1234_c : Byte_Typ := "1001" & "0100"; -- 7 downto 0
--
--
-- 1234567890123456789 01234567890
constant ErrorMsg_c : string := "Error Number A8765 " & "Bad Access ";
constant BadAccess_c : string := "ErrorMsg_c(20 to 30); -- "Bad Access"

-- Base type of result is Bit_Vector with direction 0 to integer'high.
-- Thus, the left bound of the result is Bit_Vector'left, or 0
constant C1_c : Bit_Vector := N1234_c & N1234_c; -- range 0 to 15,
-- value "1001010010010100"

-- Slice direction does not match subtype direction
-- N1234_c(1 to 2) is a null array because it is of type Byte_Typ which
-- is descending in order, but the range (1 to 2) is ascending.
-- Thus result range is C2_c(7 downto 4), and its value is 0100

constant C2_c : Byte_Typ := N1234_c(1 to 2) & N1234_c(3 downto 0);

```

Figure 2.2.3.4.1 Remainder and Modulus

#### 2.2.3.4.1 Remainder and Modulus

The rem and mod operators are similar operators. For positive numbers, they both yield the remainder of integer division. Thus, 5/3 yields 1 with a remainder of 2.

##### Remainder hint:

Sign of rem operation is sign of the "left" operand because "remainder" is what's "left".

[!]The integer division and remainder are defined by the following relation:

$$A = (A/B) * B + (A \text{ rem } B)$$

where (A rem B) has the sign of A and an absolute value less than the absolute value of B. Integer division satisfies the following identity:

$$(-A)/B = -(A/B) = A/(-B)$$

The result of the modulus operation is such that (A mod B) has the sign of B and an absolute value less than the absolute value of B; in addition, for some integer value N, this result must satisfy the relation:

$$A = B * N + (A \text{ mod } B)$$

Mod is useful when defining counters (up or down) which roll over when computing pseudorandom number within a desired range. Figure 2.2.3.4.1-1 provides an example of the mod and rem operators.

| J  | K | J mod K | J rem K | J  | K  | J mod K | J rem K |
|----|---|---------|---------|----|----|---------|---------|
| 0  | 5 | 0       | 0       | 0  | -5 | 0       | 0       |
| 1  | 5 | 1       | 1       | 1  | -5 | -1      | 1       |
| 2  | 5 | 2       | 2       | 2  | -5 | -2      | 2       |
| 3  | 5 | 3       | 3       | 3  | -5 | -3      | 3       |
| 4  | 5 | 4       | 4       | 4  | -5 | -4      | 4       |
| 5  | 5 | 0       | 0       | 5  | -5 | -0      | 0       |
| 0  | 5 | 0       | 0       | 0  | -5 | 0       | 0       |
| -1 | 5 | 4       | -1      | -1 | -5 | -1      | -1      |
| -2 | 5 | 3       | -2      | -2 | -5 | -2      | -2      |
| -3 | 5 | 2       | -3      | -3 | -5 | -3      | -3      |
| -4 | 5 | 1       | -4      | -4 | -5 | -4      | -4      |
| -5 | 5 | 0       | 0       | -5 | -5 | -0      | -0      |

Figure 2.2.3.4.1-1 Example of the mod and rem operators

A pseudo-random number generator making use of the mod operator is provided in Figure 2.2.3.4.1-2.

```

architecture Random_a of Random_Nty is
 signal Random_s : Integer;
begin
 -- Random_a

 PseudoRandom_Lbl: process
 variable Seed_v : Integer := 17654;
 constant Multiplier_c : Integer := 25173;
 constant Increment_c : Integer := 13849;
 constant Modulus_c : Integer := 65536; -- rollover value
 begin
 SEED_v := (Multiplier_c * Seed_v + INCREMENT_c) mod Modulus_c;
 Random_s <= Seed_v;
 wait for 10 ns; --repeat process every 10 ns
 end process PseudoRandom_Lbl;
 end Random_s;

```

Figure 2.2.3.4.1-2 Pseudo-random Number Generator, ch2\_dir/random\_ea.vhd

The addition, sign, multiplying and miscellaneous operators are discussed in the next subsection because they relate to scalar types for the predefined operators.

### 2.3 TYPES AND SUBTYPES

In VHDL, every object belongs to a type. The classification of types is shown in Figure 2.3. The syntax for a type declarations is as follows:






Figure 2.3 Classification of VHDL Types

[1] A subtype is a type with a constraint which specifies the subset of values for the type. The type is called the base type of the subtype. Subtypes are compatible with the base type, provided the constraints are not violated. The syntax for subtype declarations is as follows:



Use subtypes to constrain the range of a type.

**Rationale:** Constraint errors can be detected at compile and/or run time. Subtypes are compatible with the base type, and do not create new types. In synthesis, subtypes are used to constrain the size of any implied registers.

Examples of types and subtypes are presented in the following subsections.

**2.3.1 Scalar Type**

[1] Scalar types are types whose values have no elements and do not have any internal component or structure (unlike composite types). All scalar types are ordered; that is, all relational operators are predefined for their values. Enumeration types and Integer types are called discrete types and are composed of objects that have an immediate successor and predecessors. A scalar real type is composed of numbers that form a continuum and have no immediate predecessors or successors.

**2.3.1.1 Integer Type and Subtypes**

Maximum range for the integer type is implementation dependent. The minimum range from -2,147,483,647 to +2,147,483,647 (i.e. -2\*\*31 to 2\*\*31 - 1). Package standard defines the following:

```

-- type integer is range implementation_defined; -- per LRM
-- uses the following definition:
type integer is range -2147483648 to 2147483647;
subtype natural is integer range 0 to integer'high;
subtype positive is integer range 1 to integer'high;

```



Operations on type integers are defined in Table 2.3.1.1-1. Table 2.3.1.1-2 provides language warnings on integer operations.

Table 2.3.1.1-1 Operations on Type Integers

| Operator | Operation             | Left Oprd | Right Oprd | Result  |
|----------|-----------------------|-----------|------------|---------|
| +        | Addition              | integer   | integer    | integer |
| -        | Subtraction           | integer   | integer    | integer |
| *        | Multiplication        | integer   | integer    | integer |
| /        | Division              | integer   | integer    | integer |
| mod      | modulus               | integer   | integer    | integer |
| rem      | Remainder             | integer   | integer    | integer |
| =        | equal                 | integer   | integer    | boolean |
| /=       | unequal               | integer   | integer    | boolean |
| >=       | greater than or equal | integer   | integer    | boolean |
| <=       | less than or equal    | integer   | integer    | boolean |
| >        | greater than          | integer   | integer    | boolean |
| <        | less than             | integer   | integer    | boolean |

Table 2.3.1.1-2 Language Warnings on Integer Operations

1. Fractional part of integer division is discarded. Thus, 5/4 yields 1.
2. It is illegal to place 2 arithmetic operators side by side. Thus,   
 $Var := 2 * -4;$  -- illegal ☹️  
 $Var := 2 * (-4);$  -- legal ☺️
3. Cannot use negative exponents on integers. Thus,   
 $Var := 2 ** (-3);$  -- compile error ☹️
4. Bits of an integer type value are not directly accessible. No assumption is made on the location of these bits. Must use specific functions translating an integer into a bit vectors.

Figure 2.3.1.1 represents an example using the predefined type integer. This example demonstrates operations on integer types and subtypes. It also demonstrates the declaration of subtypes, and range constrained errors on subtypes. The example makes use of a process with a wait statement to suspend the process execution at the end of the process, thus emulating a sequential programming language like "C".

```

architecture Integer_a of Integer_Mty is
-- subtypes ensure that the range of the variable is not violated
subtype Int0_5_Typ is integer range 0 to 5; -- 6b
-- Constant declarations
constant MaxCount_c : Int0_5_Typ := 4;
...
begin
Test_Lbl: process
variable MaxCount_v : Int0_5_Typ := 3;
begin
Sum1_s <= MaxCount_c + 7; -- signal assignment
Sum0_s <= ((13 + 8) * 9) / 4 after 10 ns; -- 99/4 = 24
-- MaxCount_v MUST be between 0 and 5.
MaxCount_v := ((13 + 8) * 9) / 4; -- 99/4 = 24 ☹️
MaxCount_v := 20; -- compile error ☹️
Count_s <= abs (-36) mod 7; -- 1
wait; -- wait forever (i.e. suspend process)
end process Test_Lbl;
end Integer_a;

```

Figure 2.3.1.1 Operations on Integers, ch2\_dir\_intgr\_ea.vhd

2.3.1.1.2 Enumeration Types

The enumeration types include the user defined and the predefined enumeration types. Loop counters of enumeration data types may not necessarily be synthesizable. Some synthesis tools require that the parent type for the loop counters be of integer type (see chapter 3 for control structures).

2.3.1.1.2.1 User Defined Enumeration Types

An enumeration type defines a type that has a set of user defined values consisting of identifiers and character literals. The order in which enumeration literals are listed is significant. The compiler assumes that enumeration literals are listed in ascending order, from left to right. In some synthesizers, it is possible to enforce a numeric encoding which is different than the default encoding. Objects of enumeration types are typically synthesizable.



Attempt to set the order of the literals so that the first literal shall be the default state.

*Rationale: If the value of any object is not initialized, then the default value for that object is the leftmost value for that type, and is referred to as ObjectType'left (pronounced ObjectType "ric" left). In addition many synthesizers implement the order of enumeration type starting with "0" for the leftmost value.*



Use of enumerated type in modeling is **STRONGLY** recommended to model objects which can take discrete enumeration values (such as states of a state machine)

*Rationale: Use of enumeration represents one way of remaining in an abstract level and increases readability.*

Figure 2.3.1.2.1-1 demonstrates the use of user defined enumeration type.

```

architecture Enum_Beh of Enum_Nty is
 type CpuOp_Typ is (Load, Store, Add, Sub, Mult, Div,
 And2, Or2, Xnor2); -- can't use reserved words
 type StateMachine_Typ is (Idle, Attention, Ready, Fire, Shutdown);
 signal CpuOp_s : CpuOp_Typ := And2;
begin
 Demo_Lbl : process
 subtype ArithOp_Typ is CpuOp_Typ range Add to Div;
 variable CpuOp1_v : CpuOp_Typ;
 variable CpuOp2_v : CpuOp_Typ;
 variable States_v : StateMachine_Typ;
 begin
 CpuOp_s <= Store after 10 ns,
 Add after 100 ns,
 Mult after 150 ns; -- signal assignment (waveform)
 CpuOp1_v := Add;
 CpuOp2_v := Or2;
 if CpuOp1_v = CpuOp2_v then
 States_v := Attention;
 else
 States_v := Fire;
 end if;
 wait;
 end process Demo_Lbl;
end Enum_Beh;

```

Figure 2.3.1.2.1-1 User-Defined Enumeration Type, ch2\_dir\enum\_ea.vhd

Two type definitions always define two distinct types, even if they are lexically identical.



Avoid using different types for lexically identical elements unless there is a good reason (e.g. Types reflect two incompatible technologies, such as TTL and ECL).

*Rationale: The two types are distinct, incompatible, and can cause confusion to the reader. Separate types for the same subset of values are not compatible and need type conversion.*



Avoid declaring (and using) separate subtypes (2 or more) for the same subset of values of the parent type. For example:

subtype INT8\_Typ is integer range 1 to 8;

subtype I1to8\_Typ is integer range 1 to 8; -- This is redundant

*Rationale: This is redundant information and worsens readability.*

Figure 2.3.1.2.1-2 demonstrates the declarations and use of objects of two distinct types which are lexically identical.

```

architecture TtlEcl_Beh of TtlEcl_Nty is
 subtype TTL_Typ is bit;
 type ECL_Typ is ('0', '1');
begin -- TtlEcl_Beh
 Test_Lbl : process
 variable TTL1_v : TTL_Typ := '0';
 variable TTL2_v : TTL_Typ := '1';
 variable ECL1_v : ECL_Typ := '0';
 variable ECL2_v : ECL_Typ := '1';
 begin -- process Test_Lbl
 TTL1_v := TTL2_v; -- '1'
 TTL2_v := '0';
 TTL1_v := ECL1_v; -- Illegal, different types (40) M
 -- Must use conversion functions to change types
 ECL2_v := TTL1_v; -- Illegal (42) M
 ECL1_v := ECL2_v;
 wait;
 end process Test_Lbl;
end TtlEcl_Beh;

```

Separate type definitions  
prevents operations on  
incompatible types

Figure 2.3.1.2.1-2 Objects of Lexically Identical Types Ch2\_dir\etec\_ea.vhd

When an enumeration type is defined, the relational operators are implicitly defined to allow comparison operations on objects of that type. These operators include:

= / = -- equality and inequality operators  
< <= > >= -- Ordering operators (less than, less than or equal, ...)

Thus, for the above example *enum\_ea.vhd* the following can be asserted for the variables CpuOp1\_v and CpuOp2\_v which are of type CpuOp\_Typ, where type CpuOp\_Typ is (Load, Store, Add, Sub, Mult, Div, And2, Or2, Xnor2):

```

if CpuOp1_v = CpuOp2_v then -- legal
if CpuOp1_v < CpuOp2_v then -- legal
 -- Load < Store < add < Xnor2
 -- Xnor2 > Sub > Load
if CpuOp1_v /= CpuOp2_v then -- legal

```

```

if CpuOp1_v > CpuOp2_v then -- legal
if CpuOp1_v < CpuOp2_v then -- legal
 -- illegal, "+=" is not defined
if CpuOp1_v and CpuOp2_v then
 -- illegal, "and" is not defined

```



its documentation. Because this package is still in draft form, and is not yet approved, as of the date of this writing, it could not be included on the disk.

This package also includes the overloaded operators for arithmetic multiplication ("\*\*"), division ("/"), modulus (mod, rem), comparison ("<", ">", "<=", ">=", "=", "/=") and logical (not, and, or, nand, nor, xor, xnor) for types SIGNED and UNSIGNED which represent unconstrained arrays of Std\_Logic\_Vector.

Vendors of synthesis tools also provide similar packages. See the Synopsys subdirectory provided on disk for a set of public domain packages which provide these functions.

Signed and unsigned arithmetic is a computer science subject, rather than a VHDL subject and is not covered in this book.

### 2.3.1.2.3 Boolean\_Type

The Boolean type is predefined in package standard as an enumerated data type as:  
type boolean is (false, true);

Boolean constants, variables, and signals can be declared as shown below:

```
variable IsActive_v : boolean; -- defaulted to boolean'left (i.e. false)
```

```
signal Data_Recvd_v : boolean := true;
```

Boolean operators may use the following relational operators:

```
<, >, <=, >=, =, /=
```

No matter what type of objects these relational operators are comparing, the result is a boolean value of either TRUE or FALSE.



When testing a boolean object for TRUE or FALSE, use the object directly.

For example:

```
variable InIdle_v : boolean := False;
```

```
...
```

```
if InIdle_v then --
```

```
if InIdle_v = TRUE then --
```

**Rationale:** Testing an object against true or false is redundant and decreases readability.



### 2.3.1.3 Physical types

Physical types are used to represent physical quantities such as distance, current, time, etc. A physical type provides a base unit, and successive units are defined in terms of this unit.

[1] Each value of a physical type has a position number that is an integer value. Variables of physical types are not synthesizable. For example assigning a value to a signal after a delay of 15 ns does not cause the synthesizer to add delay gates to approach the 15 ns delay. If the definition of time in package Standard is defined as follows, then the maximum time that can be described is  $2^{31}$  femtoseconds, or 2.147 microseconds.

type time is range -2\_147\_483\_647 to 2\_147\_483\_647 --  $-2^{31}$  to  $2^{31}$   
units

fs;

ps = 1000 fs; ns = 1000 ps; us = 1000 ns;

ms = 1000 us; sec = 1000 ms; min = 60 sec; hr = 60 min;

end units;

This, of course, is a very limited time range. For the above definition of type time, vendors have chosen to built the time limit into the simulator, so the range in the package is not related to the actual implementation. Some vendors interpret the maximum simulation time as  $2^{31}$  times the unit resolution of time (e.g. ps, ns) which is defined, as an option, prior to simulation. Thus, if the simulation resolution is nanoseconds, then the maximum simulation time is 2,147,483,647 ns or 2.147 seconds. In addition, any time value less than 1 ns (e.g. 575 ps) is considered as 0 ns. Again, the 2 second maximum simulation time with a resolution of 1 nanosecond was too limiting for long simulation runs. As a result, many vendors have either extended the time range definition to  $2^{63}$ , or have extended the simulation time to  $2^{63}$  times the unit resolution of time defined prior to simulation (while maintaining the time range definition to  $2^{31}$ ).

A literal of a physical type can be expressed as shown in the following examples:

```
101 ns 10.7 ns
```

The predefined function "now" in package STANDARD returns the current simulation time. This is a very useful function to either measure time between events, or to verify time against an absolute simulation time.

To represent an integer multiplicand of a physical type use the following relationship:  
(integer \* physical\_type) yields a physical type -- "\*" represents multiplication

To represent a real multiplicand of a physical type use the following relationship:  
(real \* physical\_type) yields a physical type -- "\*" represents multiplication

To convert physical type to integer use the following relationship:  
(physical\_type / physical\_type) yields a universal integer -- "/" represents division

Figure 2.3.1.3-1 represents operations on physical type time. Figure 2.3.1.3-2 represents definition of other physical types.

```

Test_Lbl: process
 variable Delay_v : time := 10 ns;
 variable Int_v : integer;
 constant PropDelay_c : time := 25 ns;
 constant Margin_c : positive := 2;
begin
 Delay_v := now; -- current time
 Delay_v := PropDelay_c * Margin_c; -- 25 ns * 2 = 50 ns
 Int_v := (4 * PropDelay_c) / Delay_v; -- 100 ns / 50 ns = 2
wait;
end process Test_Lbl;

```

Figure 2.3.1.3-1 Operations on Physical Type Time, ch2\_dir\time\_ea.vhd


```

architecture Physical_Beh of Physical_Nty is
 type Current_Typ is range -2147483647 to 2147483647
 units
 nA; -- base unit, nano Amp
 uA := 1000 nA; -- micro Amp
 mA := 1000 uA; -- milli Amp
 Amp := 1000 mA; -- Ampere. MAX Current = 2.147 Amp
 end units;
 type Volt_Typ is range -2147483647 to 2147483647
 units
 uV; -- base unit, micro volt
 mV := 1000 uV; -- milli volt
 V := 1000 mV; -- Volt. MAX voltage = 2147 volts
 end units;
 type DegreeC_Typ is range -1E3 to 1E3
 units
 C; -- base unit, Celsius
 end units;
begin
 Test_Lbl: process
 variable I_v : Current_Typ := 10 mA;
 variable OutVolt_v : Volt_Typ := 5 mV;
 variable Temperature_v : DegreeC_Typ := 100 C;
 ''''
 end process Test_Lbl;
end Physical_Beh;

```

Figure 2.3.1.3-2 Physical Type Examples, ch2\_dir\phys\_ea.vhd

2.3.1.4 Distinct Types and Type Conversion

 Use subtypes to constrain objects of base type so that objects declared with these subtypes remain compatible. Do not use separate type definitions.  
**Rationale:** Two type definitions always define two distinct types, even if they are lexically identical. Objects of a common subtype are compatible.

However, when working with closely related numeric or array types, type conversion allows the conversion to be performed without the use of a function. The format for type conversion is:

```

type_conversion ::=
 type_mark ::=
 type_name
 | subtype_name

```

For example, to convert a variable of type real to type integer the following can be used:  
 SomeInteger <= integer(VarReal) after 1 ns;

Figure 2.3.1.4 provides other examples of type conversions.

```

architecture TypeTest_Beh of TypeTest_Nty is
begin
 Test_Lbl: process
 type A_Typ is range 1 to 10; -- Type declarations
 type B_Typ is range 1 to 10;
 subtype C_Typ is Integer range 1 to 10;
 variable A1_v : A_Typ := 1; -- variable declarations
 variable A2_v : A_Typ := 1;
 variable B_v : B_Typ := 2;
 constant C_c : C_Typ := 3;
 begin
 A1_v := 1 + A1_v; -- OK, addition to a universal integer
 -- ()
 A2_v := A2_v + A1_v; -- OK, same type addition
 B_v := 1 + B_v; -- OK
 C_c := 3; -- ERROR, cannot modify constant
 end;
 A1_v := A2_v + B_v; -- ERROR, not same type
 B_v := 2 + C_c; -- ERROR, not same type
 A1_v := A2_v + A_Typ(B_v); -- OK, Type conversion, allowed between
 -- closely related numeric or array type
 B_v := 2 + B_Typ(C_c); -- Type conversion
 wait; -- suspend process
end process Test_Lbl;

Enum_Lbl: process
 type Enum1_Typ is (R, G, B);
 type Enum2_Typ is (R, G, B);
 variable Enum1_v : Enum1_Typ;
 variable Enum2_v : Enum2_Typ;
begin
 Enum1_v := B; -- OK
 Enum2_v := R; -- OK
 Enum1_v := Enum2_v; -- ERROR, not same type
 Enum1_v := Enum1_Typ(Enum2_v); -- ERROR, not closely related
 -- numeric or array type.
 -- Illegal type conversion. Must
 -- use a conversion function (chapter 6)
 -- suspend process
wait;
end process Enum_Lbl;
end TypeTest_Beh;

```


Figure 2.3.1.4 Type Conversions Examples, ch2\_dir\typet\_ea.vhd



```

type ID_Typ is
 (ID0, ID1, ID2, ID3, ID4, ID5, ID6, ID7);
subtype ID03_Typ is ID_Typ range ID0 to ID3;
type CountID03_Typ is array(ID03_Typ) of integer;
...
variable CountID03_v : CountID03_Typ :=
 (ID0 => 5,
 ID1 => 45,
 ID2 => 16,
 ID3 => 8);

```



[1] An aggregate is an expression denoting a value of a composite type. The value is specified by giving the value of each of the elements of the composite type.

The syntax for aggregates is as follows:

```

aggregate ::=
 (element_association { , element_association })
 [choices => | expression

choices ::=
 choice { | choice }
 choice ::=
 simple_expression
 | discrete_range
 | element_simple_name
 | others

```

[1] Either Positional association or a named association may be used to indicate which value is associated with which element. When the "others" is used, it represents ALL of the other elements not listed in the named association. The "others" statement MUST be the LAST statement in the associated list.

Figure 2.3.2.1 represents operations on a 1 dimensional array of Boolean type and demonstrates the use of aggregates.

```

architecture Array_a of Array_Nety is
begin
 Simple_Lbl : process
 subtype R10to20_Typ is integer range 10 to 20;
 subtype NumStudents_Typ is integer range 0 to 35;
 type WantArray_Typ is array (NumStudents_Typ) of boolean;
 variable WantBook_v : WantArray_Typ; -- initialized to boolean'left
begin
 -- set WantBook_v aggregate, All elements assigned true
 WantBook_v := (WantBook_v'range => true);
 -- All elements assigned false
 WantBook_v := (WantBook_v'left to WantBook_v'right => false);
 WantBook_v := (others => false);
 -- Filling a portion of the whole aggregate.
 WantBook_v(10 to 20) := (10 => true, -- 10, 12, 15 get true
 11 => true, -- 11, 13, 14, 16 to 20 get false
 15 => true,
 others => false);
 WantBook_v(R10to20_Typ) := (others => false);
 -- filling up array slices in aggregates
 WantBook_v := (1 => true,
 3 to 5 => true,
 10 => true,
 25 to 35 => true,
 others => false);
 -- an update of a slice.
 WantBook_v(25) := false;
 WantBook_v(25 to 30) := (others => false);
 WantBook_v(25 to 30) := (25 => true,
 26 to 27 => false,
 others => true);
 -- index 28, 29, 30

wait;
end process Simple_Lbl;
end Array_a;

```

(See section 2.5 for definition of attributes)

Aggregate with named association

-- need complete aggregate in this format because the whole object (WantBook\_v) is updated

Figure 2.3.2.1 Operations on a 1 Dimensional Array of Boolean Type, ch2\_dir\morearray.vhd

2.3.2.1.2 Unconstrained Array Types

An unconstrained array is an array which defines the type of elements, but not its size. This allows users to declare arrays that differ only in size (the number of index value in a given dimension) to be of the same type. An unconstrained array does not include information about the size of the array. Thus the array indexes are not constrained to a particular range of values. Determination of the array size is deferred until an array is declared to belong to this unconstrained type.<sup>13</sup> An example of an unconstrained array is:

```

type IntArray_Typ is array (integer range <>) of integer; -- <> called "box"
-- to indicate no constraint is imposed on the range of integer index values.

```

<sup>13</sup> *Rendez Vous with Ada: A Programmer's Introduction*, David J. Naiditch, John Wiley & Sons, Inc. Copyright ©1989 by David Naiditch

```

...
Simple_Ibl : process
subtype R10to20_Typ is integer range 10 to 20;
subtype NumStudents_Typ is integer range 0 to 35;
subtype MantArray_Typ is Bit_Vector(NumbStudents_Typ);
variable MantBook_v : MantArray_Typ; -- Initialized to boolean'left
-- by default (i.e. false)
begin
-- set MantBook_v aggregate, All elements assigned true
MantBook_v := (MantBook_v'range => '1');
-- All elements assigned '0'
MantBook_v := (MantBook_v'left to MantBook_v'right => '0');
MantBook_v := (others => '0'); -- the whole aggregate
-- Filling a portion of the whole aggregate. The next aggregate
-- is from 10 to 20
MantBook_v(10 to 20) := "101001000000"; --
-- (10 => '1', -- 10, 12, 15 get '1'
-- 12 => '1', -- 11, 13, 14, 16 to 20 get '0'
-- 15 => '1',
-- others => '0');
MantBook_v(R10to20_Typ) := (others => '0'); -- fill range 10 to 20 with '0'
-- filling up array slices in aggregates
MantBook_v := (1
3 to 5 => '1', -- need complete aggregate
10
25 to 35 => '1',
others => '0');
-- an update of a slice.
MantBook_v(25) := '0';
MantBook_v(25 to 30) := "000000"; -- (others => '0'); -- OK also
MantBook_v(25 to 30) := "100111";
-- (25
26 to 27 => '0',
-- others => '1'); -- OK also
wait;
end process Simple_Ibl;

```

Figure 2.3.2.1.2-1 Operations on Array using Bit\_Vector type, ch2\_dir/array2.vhd

To use the array two methods are used:

1. Create a subtype of the unconstrained type, and define the size constraints. When declaring the object, define the type as the declared subtype
2. Declare the object as the unconstrained subtype, but define the size constraints.

Thus, the following object declarations can be used for the above example:

```

subtype RegSize_Typ is integer range 1 to 4; -- Size subtype
subtype R4_Typ is IntArray_Typ (RegSize_Typ); -- Constrained subtype
subtype Inflexible_Typ is IntArray_Typ(1 to 5); -- range is hard-coded
...
variable R4_v : R4_Typ := (5, 10, 0 100); -- method 1
variable OtherR4_v : IntArray_Typ (RegSize_Typ) := (5, 10, 0 100); -- method 2

```

**FM** Use a subtype for the range definition instead of hard coded range unless the range is known not to ever change. Declare subtypes to constrain unconstrained array sizes to enable use of the subtype attributes (i.e. use method 1)

**Rationale:** Attributes (section 2.5) represent a significant role in the definition and readability of VHDL code. Several attributes can only use a type or subtype for a prefix. Other attributes can use the object or the type as a prefix. Hard coded range definitions are difficult to maintain when the size of the arrays are changed.

Figure 2.3.2.1.2-1 represents operations on a one-dimensional array of bit type (i.e. the Std.Bit\_Vector type). It represents the same example as shown in Figure 2.3.2.1.1 except for the type definition for the elements of the array. This example makes use of the predefined unconstrained Bit\_Vector type defined in package Standard as:

```

type bit_vector is array (natural range <>) of bit;

```

**FM** For arrays which represent bits, use positional notation when defining the value of the array which is grouped as a word (e.g. address or data word). Also use positional notation when defining a string used for text (e.g. a message). For other types of arrays, or when the bit array represents individual control elements, use named notation. Example:

```

Address_s <= "1011000010101111";
RelaySelect_s <= (2 => '1', -- Transmitter
1 => '0', -- Receiver
0 => '1'); -- Monitor

```

**Rationale:** Enhanced readability.



Figure 2.3.2.1.2-2 represents another example of array utilization with aggregates.

```

entity UArray_Nty is
 generic (ArraySize_g : positive := 5);
 end UArray_Nty;
architecture UArray_Beh of UArray_Nty is
 subtype RegSize_Typ is integer range 1 to ArraySize_g;
 type InArray_Typ is array(natural range <>) of integer;
 subtype IntA_Typ is InArray_Typ(RegSize_Typ);
begin
 -- UArray_Beh
 -- Process: Demo_Lbl
 -- Purpose: Demonstrates uses of unconstrained arrays and aggregates
 Demo_Lbl : process
 variable IntA1_v : IntA_Typ;
 variable IntA2_v : InArray_Typ(1 to 5); -- Use IntA_Typ
 begin
 -- process Demo_Lbl
 IntA1_v := (1, 2, 3, 4, 5); -- positional notation 1, 2, 3, 4, 5
 IntA1_v := (others => 0); -- 0, 0, 0, 0, 0. others must be last
 IntA1_v := (3 | 5 | 1 => 555, -- 2 and 4
 others => 999); -- 0, 0, 3, 0, 0
 IntA1_v(3) := 3; -- Good approach for control logic
 IntA1_v := (1 => 2,
 2 => 3,
 3 => 7,
 4 => 9,
 5 => 11);
 IntA1_v := (1 | 2 | 5 => 100,
 3 | 4 => 50);
 IntA1_v := (1 to 5 => 1000);

 IntA2_v := (1, 2, 3, 4, 5); -- positional notation 1, 2, 3, 4, 5
 IntA2_v := IntA1_v; -- all elements copied
 IntA2_v := (others => 0); -- 0, 0, 0, 0, 0
 IntA2_v(3) := 3; -- 0, 0, 3, 0, 0
 -- IntA2_v := (1 => 2, -- Aggregate length is 2. Expected length is 5.
 2 => 3); --
 -- IntA2_v := (1 | 2 | 5 => 100, -- Aggregate length is 4. Expected length is 5.
 3 => 50); --
 IntA2_v := (1 to 5 => 1000);

 if IntA1_v = IntA2_v then
 assert false
 report "arrays are equal";
 end if;
 wait;
 end process Demo_Lbl;
end UArray_Beh;

```

Figure 2.3.2.1.2-2 Array Utilization with Aggregates, ch2\_dir\uaray\_ca.vhd

**MI** When declaring unconstrained array objects where the index of the arrays will be used by the VHDL code, declare the type of the object as either a constrained array subtype or as an unconstrained array subtype with a constraint. Examples:

```

constant : UpWord_c : bit_vector := "1000"; -- range is 0 to 3 most likely
-- range is 0 to 3 most likely
constant : Mix_c : bit_vector := UpWord_c(2 to 3) & UpWord_c(0 to 1); --
constant : DnWord_c : bit_vector(7 downto 0) := X"84"; --Direction is bound
constant : Mix2_c : bit_vector := -- type is range is upward direction
 DnWord_c(3 downto 0) & DnWord_c(7 downto 4);
-- Mix2_c'range = 3 downto -4 ? ** VHDL'87 spec **
-- Mix2_c'range = 0 to 7 ** VHDL'93 spec **
constant : Mix2_c : bit_vector(7 downto 0) -- Direction is bound
 := DnWord_c(3 downto 0) & DnWord_c(7 downto 4); -- range 7 downto 0

```

**Rationale:** Do NOT rely on the language to automatically pick the range because this is currently an unsettled issue when concatenation operators are used, and may cause the code to be non-portable.

**MI** Always MATCH slice direction with subtype direction. In addition, stick to ONE convention on the direction of the arrays (ascending or descending).

**Rationale:** The design is not cohesive if different directions are used. If the direction of a slice is incompatible with the subtype direction, then the compiler will interpret the array as a "null" array. In some situations, the compiler provides a warning. This produces incompatible code.

**MI** The leftmost bit of an array shall be the most significant, regardless of the bit ordering.

**Rationale:** This guideline provides consistency in design.

Figure 2.3.2.1.2-3 represents an example using the concatenation operator with the rules described above.

```

subtype R70_Typ is integer range 7 downto 0;
subtype DnWord70_Typ is Std_Logic_Vector(R70_Typ); -- constrained array
-- thumbs up
constant DnWordOK_c : DnWord70_Typ := "10000011";
-- array constrained by the definition
-- thumbs up
constant DnWordBad_c : Std_Logic_Vector :=
 DnWordOK_c(3 downto 0) & DnWordOK_c(7 downto 4);
-- 0 to 7? Most likely
constant DnWordOK2_c : Std_Logic_Vector(8 downto 0) := --
 DnWordOK_c(3 downto 0) & DnWordOK_c(7 downto 4) & '1'; -- 8 downto 0
-- thumbs up

```

Figure 2.3.2.1.2-3 Using the Concatenation Operator, ch2\_dir\conct\_ea.vhd

### 2.3.2.1.3 Multi-dimensional Array types

Multi-dimensional arrays are arrays with more than one index. Thus, a memory can be declared as a two-dimensional array with one index representing the depth, and the other representing the width.

subtype Depth\_Typ is integer range 0 to 1024; -- address range  
 subtype Width\_Typ is integer range 7 downto 0; -- data range  
 type Mem\_Typ is array(Depth\_Typ, Width\_Typ) of bit;

Generally, multi-dimensional arrays are not allowed for synthesis. One way around this is to declare two one-dimensional array types. This approach is easier to use and more representative of actual hardware.

subtype Data\_Typ is Bit\_Vector(Width\_Typ);  
 type Memory\_Typ is array(Depth\_Typ) of Data\_Typ;

Figure 2.3.2.1.3-1 demonstrates the declaration, initialization, and assignment of values to a memory whose size is defined using generics.

```

library IEEE;
use IEEE.Std_Logic_1164.all;
-- used because Std_Logic
-- signals are resolved
entity Memory_Nty is
 generic (WordSize_g : natural := 7;
 Depth_g : natural := 10);
end Memory_Nty;
architecture Memory_a of Memory_Nty is
begin
 Memory_a : process
 subtype Depth_Typ is integer range 0 to Depth_g;
 subtype Width_Typ is integer range WordSize_g downto 0;
 subtype Data_Typ is Std_Logic_Vector(Width_Typ);
 type Memory_Typ is array(Depth_Typ) of Data_Typ;
 -- Declare memory and initialize ALL to '0'
 variable Memory_v : Memory_Typ := (others => (others => '0'));
 -- Initialization using
 -- aggregates

```

```

begin
 -- process Memory_Lbl
 -- Initialize word 0 to "11111111"
 -- 1 to "10101010"
 -- 2 to "00000010"
 -- 3 to end "01LHZXWU";
 Memory_v(0) := "11111111";
 Memory_v(1) := "10101010";
 Memory_v(2) := "00000010";
 Memory_v(3 to Depth_Typ'high) := (others => "01LHZXWU");
 wait;
end process Memory_Lbl;
end Memory_a;

```

Range defined using attributes of address range

Figure 2.3.2.1.3-1 Memory Declaration, Initialization, and Assignment of values, ch2\_dir\mem\_ea.vhd

Other applications of multi-dimensional arrays is the specification of delay parameters for a design. Figure 2.3.2.1.3-2 demonstrates the use of two-dimensional arrays to specify the time parameters of a design.

```

entity TimeSpec_Nty is
 port (Address : out Integer;
 Data : inout Integer;
 Control : out Integer);
end TimeSpec_Nty;
architecture TimeSpec_a of TimeSpec_Nty is
 type TimeParam_Typ is
 (tpd_Address, tpd_Data, tpd_Control,
 tSetup_Address, tSetup_Data, tSetup_Control,
 tHold_Address, tHold_Data, tHold_Control);
 type Cond_Typ is (tMin, tTyp, tMax);
 type tSpec_Typ is array(TimeParam_Typ, Cond_Typ) of time;
 constant Spec_c : tSpec_Typ :=
 (tpd_Address => (tMin => 20 ns, tTyp => 25 ns, tMax => 30 ns),
 tpd_Data => (tMin => 21 ns, tTyp => 26 ns, tMax => 30 ns),
 tpd_Control => (tMin => 22 ns, tTyp => 27 ns, tMax => 30 ns),
 tSetup_Address => (tMin => 23 ns, tTyp => 25 ns, tMax => 30 ns),
 tSetup_Data => (tMin => 24 ns, tTyp => 25 ns, tMax => 30 ns),
 tSetup_Control => (tMin => 25 ns, tTyp => 25 ns, tMax => 30 ns),
 tHold_Address => (tMin => 1 ns, tTyp => 2 ns, tMax => 3 ns),
 tHold_Data => (tMin => 1 ns, tTyp => 2 ns, tMax => 3 ns),
 tHold_Control => (tMin => 1 ns, tTyp => 2 ns, tMax => 3 ns));
begin
 -- Process: Test_Lbl
 -- Purpose: Demonstrate use of timing parameters
 Test_Lbl : process
 begin
 -- process Test_Lbl
 Address <= 100 after Spec_c(tpd_Address, tTyp);
 Control <= 2 after Spec_c(tpd_Control, tTyp);
 Data <= 25 after Spec_c(tpd_Data, tTyp);
 wait;
 end process Test_Lbl;
end TimeSpec_a;

```

Figure 2.3.2.1.3-2 Time Parameters with Two-dimensional Arrays, ch2\_dir\tmspec.vhd



### 2.3.3 Access Type

Access types are used to declare values that access dynamically allocated variables. Dynamically allocated variables are referenced, not by name, but by an access value that acts like a pointer to the variable.

#### SIGNAL DECLARATION CANNOT BE OF FILE OR ACCESS TYPE.

The variable being pointed to can be one of the following:

1. Scalar object (e.g. enumerated type, integer). Access types are not very useful as pointers to scalar type since the dynamic allocation of scalar type does not represent any significant savings in memory.
2. Array objects. Access types are very useful in array objects when the length of the array is not known beforehand, or the array size can grow during the course of code execution. A good example of such an array is objects of type STRING. Package Std.TextIO defines the type LINE as an access to a string. The procedures READ and WRITE in the same package make use of the access type to store the string data of varying length using objects of LINE types.
3. Record objects. Access types are very useful for record objects because they can be used to represent linked lists such as FIFO (First In First Out) or LIFO (Last In First Out) objects.

Figure 2.3.3 represents an example using access types.

```



architecture Access_Beh of Access_Nty is
 type State_Typ is (Idle, Running, Blocked);
 -- Access to a scalar object
 type AInt_Typ is access integer;
 type AEnum_Typ is access State_Typ;
 -- Access to an array
 type Line_Typ is access string;
 -- Access to a record
 type Rec_Typ;
 type ARecPtr_Typ is access Rec_Typ;
 -- Incomplete type declaration
 -- Needed for access declaration
 type Rec_Typ is record
 Int_v : integer;
 IsLabel_v : boolean;
 NextP_v : ARecPtr_Typ; -- pointer to next record
 PreviousP_v : ARecPtr_Typ; -- pointer to previous record
 end record;

```

```

begin -- Access_Beh
 -- Process: Demo_lbl
 -- Purpose: Demonstration of Access utilization
 Demo_lbl : process
 variable AInt1_v : AInt_Typ; -- Initialized to null
 variable AInt2_v : AInt_Typ;
 variable AEnum_v : AEnum_Typ;
 variable Line1_v : Line_Typ;
 variable Line2_v : Line_Typ;
 variable Head_v : ARecPtr_Typ; -- Initialized to null
 variable Tail_v : ARecPtr_Typ;
 begin -- process Demo_lbl
 -- Access type operation on scalars
 AInt1_v := new integer'(5); -- pointer points new integer of value 5
 AInt2_v := new integer; -- creation of a new storage
 AInt2_v.all := AInt1_v.all; -- AInt2_v points to integer with value 5
 end -- process Demo_lbl
 -- Access type operation on arrays
 AInt1_v := new integer'(5); -- AInt1_v now points to null
 AInt1_v.all := AInt1_v.all; -- AInt1_v now points to null
 AEnum_v := new State_Typ; -- pointer points to storage, uninitialized
 AEnum_v.all := Blocked; -- AEnum_v points to storage with "Blocked" enumeration
 -- Access type operation on arrays
 Line1_v := new String("Hello, This is VHDL");
 Line2_v := Line1_v; -- Line2_v used to point to null, but now
 -- points to the same string as Line1_v
 Line2_v := new String(Line1_v'left to Line1_v'right);
 -- Line2_v now points to a new string of the same size as line1_v string
 Line2_v(Line2_v'left to Line2_v'right) :=
 Line1_v(Line2_v'left to Line2_v'right); -- copy of the elements
 Line2_v.all := Line1_v.all; -- copy all elements -- better approach
 -- Access type operations on records
 Head_v := new Rec_Typ; -- new record initialized
 Head_v.Int_v := 7;
 Head_v.IsLabel_v := true;
 Head_v.NextP_v := null;
 Head_v.PreviousP_v := null;
 Tail_v := Head_v; -- both point to same
 -- Adding a new record to FIFO


```



```

Temp_v := Tail_v;
Tail_v := new Rec_Typ;
Tail_v.Int_v := 5;
Tail_v.IsLabel_v := false;
Tail_v.IsLabel_v := true;
Tail_v.NextP_v := null;
Head_v.NextP_v := Temp_v;
Head_v.NextP_v := Tail_v;

```



-- equating the contents of a record  
Temp\_v.all := Head\_v.all; -- Both have same contents

-- Retrieving a record and deallocate the memory  
Tail\_v.PreviousP\_v.NextP\_v := null; -- previous pointer points to null  
deallocate(Tail\_v); -- remove memory storage for record

```

wait;
end process Demo_lbl;
end Access_Beh;

```

Figure 2.3.3 Using Access Types, ch2\_dir\_access\_ca.vhd



2.4 FILE

[1] File types are typically used to access files in the host environment. File types are used to define objects representing files in the host system environment. The value of a file object is the sequence of values contained in the host environment. Package TextIO (explained in section 8.2) provides for the definition of file type TEXT as "type TEXT is file of string." TextIO package supports human readable IO. It provides procedures to read and write text files. This section elaborates on the use of files without the package TextIO. The use of the files without TextIO is useful when reading binary data, such as executable code. It is also a faster method to access data because TextIO is avoided. The data is not however human readable. Examples of file declaration:

```

type StringFile_Typ is file of string; -- string is the type mark
type IntegerFile_Typ is file of integer; -- integer is the type mark
type BitVectorFile_Typ is file of Bit_Vector;

```

The syntax for file declaration and file type definition is as follows:

| VHDL'87                                                                                  | VHDL'93                                                                                      |
|------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|
| file_declaration ::=<br>file_identifier; subtype_indication is [mode] file_logical_name; | file_declaration ::=<br>file_identifier_list : subtype_indication [file_open_information ] ; |
| file_logical_name ::= string_expression                                                  | file_open_information ::=<br>[ open file_open_kind_expression ] is file_logical_name         |
| file_type_definition ::=<br>file_of_type_mark                                            | file_logical_name ::= string_expression                                                      |
| mode ::= in   out                                                                        | file_type_definition ::=<br>file_of_type_mark                                                |

The language implicitly defines the operations for objects of file type. Given the following file type declaration:

type FT is file of TM;  
the following operations are implicitly declared following the file type declaration:

| VHDL'87                                                                                                                                                            | VHDL'93                                                                                                                                                            |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| procedure Read(F : in FT;<br>Value : out TM);<br>-- If FT is an unconstrained array then<br>procedure Read(F : in FT;<br>Value : out TM;<br>Length : out natural); | procedure Read(F : in FT;<br>Value : out TM);<br>-- If FT is an unconstrained array then<br>procedure Read(F : in FT;<br>Value : out TM;<br>Length : out natural); |
| procedure Write(F : out FT;<br>Value : in TM);                                                                                                                     | procedure Write(F : out FT;<br>Value : in TM);                                                                                                                     |
| function EndFile(F : in FT) return boolean;                                                                                                                        | function EndFile(F : in FT) return boolean;                                                                                                                        |
|                                                                                                                                                                    | procedure File_Open<br>(file F : FT;<br>External_Name : in string;<br>Open_Kind : in File_Open_Kind := Read_Mode);                                                 |
|                                                                                                                                                                    | procedure File_Open<br>(Status : out File_Open_Status;<br>file F : FT;<br>External_Name : in string;<br>Open_Kind : in File_Open_Kind := Read_Mode);               |
|                                                                                                                                                                    | procedure File_Close(file F : FT);                                                                                                                                 |

Some of the language rules about type definition for a file include the following:

1. [1] The type mark may denote either a constrained or unconstrained type.
2. The base type of this subtype must not be a file type or an access type.
3. If the base type is a composite type, it must not contain a subelement of an access type.
4. If the base type is an array type, it must be one dimensional array type.

Figure 2.4 represents the writing of 10 integer values onto a file using a binary instead of textual representation. This example uses VHDL'93 file format.

```

...
architecture FileIOInt93_a of FileIO_Mty is
begin
 -- FileIO_a
 WriteFile_Lbl : process
 type IntegerFile_Typ is file of integer;
 file DataOut_f : IntegerFile_Typ open Write_Mode is "IntOut.txt";
 variable Int_v : integer := 0;
 variable fStatus_v : File_Open_Status; -- New builtin type
 -- values: Open_OK, Status_Error, Name_Error

begin
 -- process WriteFile_Lbl
 Write_Lbl: for Count_1 in 1 to 10 loop
 Int_v := Int_v + 1;
 Write(f
 Value => DataOut_f,
 Int_v => Int_v);
 end loop Write_Lbl;
wait;
end process WriteFile_Lbl;
end FileIOInt93_a;

```

Figure 2.4-1. Binary File Write of Integer with NO TextIO, ch2\_dir\lnta93.vhd

Figure 2.4-2 represents the reading of a binary file which holds integers, and the display of the value of those integers onto a signal. This example uses VHDL'93 file format.

```

...
architecture FileWrInt93_a of FileWr_Mty is
signal Int_s : integer;
begin
 -- FileWr_a

 -- Process: ReadWriteFile_Lbl
 -- Purpose: Read a binary file, and display its content on a signal

 ReadWriteFile_Lbl : process
 type IntegerFile_Typ is file of integer;
 file DataIn_f : IntegerFile_Typ;
 variable Int_v : integer;
 variable fStatus_v : File_Open_Status; -- New builtin type
 -- values: Open_OK, Status_Error, Name_Error

begin
 -- process ReadWriteFile_Lbl
 File_Open(Status
 F => DataIn_f, -- implicit definition
 External_Name => "IntOut.txt", -- from file declaration
 Open_Kind => Read_Mode);

 while not Endfile(DataIn_f) loop -- is implicit built-in:

```

```

-- Read 1 line from the input file
Read(F
 => DataIn_f,
 Value
 => Int_v);
Int_s <= Int_v;
waitE for 10 ns;
end loop;
wait;
end process ReadWriteFile_Lbl;
end FileWrInt93_a;

```

Figure 2.4-2 Reading a Binary File, ch2\_dir\lntb93.vhd

## 2.5 ATTRIBUTES

[1] An attribute is a value, function, type, range, signal, or a constant that may be associated with one or more names within a VHDL description. There are user defined attributes (described later) and predefined attributes. There are 5 classes of predefined attributes:

1. Value attributes : Return a constant value
2. Function attributes : Call a function that return a value
3. Signal attributes : Create a new implicit signal
4. Type attributes : Return a type
5. Range attributes : Returns a range.



Use attributes of objects instead of fixed values or constant unless the value is known and very unlikely to be modified.

*Rationale:* Attributes creates code that is easier to maintain.

Appendix E provides a summary of the predefined attributes with examples. Chapter 5 explains the timing attributes. Figure 2.5 summarizes the predefined non-timing attributes. Table 5.2 in chapter 5 summarizes the predefined timing attributes.

```

library IEEE;
use IEEE.Std_Logic_1164.all; -- VHDL'93

entity Attributes_Nty is
end Attributes_Nty;

architecture Attributes_a_of_Attributes_Nty is
alias TX_Pkg is Std.TextIO;
use
 BV32_Typ is Std.Logic_Vector(31 downto 0);
 BV8_Typ is Std.Logic_Vector(7 downto 0);
 BV0to7_Type is Std.Logic_Vector(0 to 7);
 Size_Type is Integer_range 0 to 15;
 Color_Type is (Red, Yellow, Blue, Green, Orange, Violet);
 Primary_Type is Color_Type range Red to Blue;
 constant Five_c : BV32_Typ := X"0000_0005";
 constant Delay_c : time := 100 ns;

 Bus32_s : BV32_Typ;
 Count_s : Integer;
 Color_s : Color_Type;

 file Datain_f : TX_Pkg.Text open Write_Mode is "c:\vhdl\data.txt";

begin
Attr_Lbl: process
variable Bus32_v : BV32_Typ;
variable Temp_v : Integer;
variable String32_v : string(1 to 32);
variable BV8_v : Bit_Vector(7 downto 0) := "01001001";
variable IsValid_v : boolean;
variable Line_v : TX_Pkg.Line;
-- ST = subtype
-- PT = physical type
begin
-- Attribute Prefix Result
-- Name
-- Type / Base type of T. Must be prefix to
-- subtype/ another attribute
-- T'left scalar The left bound of T, result of type T
-- T'right type/ST The right bound of T, result of type T
-- T'high scalar The upper bound of T, result of type T
-- T'low type/ST The lower bound of T, result of type T
-- T'Ascending scalar TRUE if type T is ascending
-- VHDL'93 type/ST
Temp_v := Size typ'base'high; -- 2147483647
Color_s <= Primary_Typ'base'right; -- Violet
wait for Delay_c;
Color_s <= Color_Typ'left; -- Red
wait for Delay_c;
if Primary_Typ'ascending then
report "Primary type is in ascending order"
severity note;
end if;

```

```

-- Attribute Prefix Result
-- Name
-- T'image(X) scalar Function which converts
-- VHDL'93 scalar object X of type T into string
-- T'value(X) Function which converts
-- VHDL'93 object X of type string into scalar of type T
-- T'pos(X) discrete Function which returns a universal integer
-- /PT/ST representing the position number of
-- parameter X of type T. First position = 0.
-- T'val(X) Function which returns of base type T
-- the value whose position is the universal
-- integer value corresponding to X.
-- T'succ(X) Function returning a value of type T
-- whose value is the position number
-- discrete one greater than the one of the parameter.
-- /PT/ST It is an error if X = T'high or if
-- does not belong to the range T'low to T'high
-- T'pred(X) Function returning a value of type T
-- whose value is the position number
-- one less than the one of the parameter.
-- It is an error if X = T'low or if
-- does not belong to the range T'low to T'high

-- String32_v := BV32_Typ'image(Bus32_s);
-- illegal, prefix must be scalar, not a composite
TX_Pkg.Write(Line_v, time'image(Delay_c)); -- 100 ns
TX_Pkg.WriteLine(Output, Line_v);

TX_Pkg.WriteLine(Line_v, Color_Typ'image(Color_s));
TX_Pkg.WriteLine(Output, Line_v);

TX_Pkg.Writes(Line_v, integer'image(Count_s));
-- Bus32_v(7 downto 0) := BV8_Typ'value(String32_v);
-- illegal, prefix must be scalar, not a composite
Color_s <= Color_Typ'value("yellow");
wait for 2 * Delay_c;
-- translate bit vector into an integer

if Color_s = Color_Typ'high then -- Violet
Color_s <= Color_Typ'pred(Color_s); -- orange
elsif Color_s = Color_Typ'low then -- Red
Color_s <= Color_Typ'succ(Color_s); -- yellow
else
Color_s <= Color_Typ'right; -- Red
end if;
wait for Delay_c;

-- Attribute Prefix Result
-- Name
-- T'leftof(X) Function which returns the value that is
-- discrete to the left of parameter X of type T.
-- /PT/ST Result type is of type T.
-- Error if X = T'left
-- T'rightof(X) Function which returns the value that is
-- discrete to the right of parameter X of type T.
-- Result type is of type T.
-- Error if X = T'right
Color_s <= Color_Typ'leftof(Green); -- blue
wait for Delay_c;

```

```

Color_s <= Color_Typ'rightof(Green); -- orange
wait for Delay;
-- Array = Any prefix that is appropriate for an array object,
-- or alias thereof, or that denotes a constrained array subtype
-- (e.g. type, variable, signal)

-- Attribute | Prefix | Result

-- A'left(N) | Array* | Function which returns the left bound of
-- | | | of the Nth index range of A. X is of
-- | | | type universal integer. Result type is of type
-- | | | of the left bound of the left index range of A.
-- | | | N = 1 if omitted.
-- A'right(A) | | | Same as A'left(N), except right bound is returned.

-- A'high(N) | Array* | Function which returns the upper bound of the
-- | | | range of A. Result type is the type of the
-- | | | Nth index range of A. N = 1 if omitted.
-- A'low(N) | | | Same as A'high(N), a lower bound is returned.

-- A'range(N) | Array* | The range of A'left(N) to A'right(N)
-- A'reverse_range(N) | Array* | The range of A'right(N) to A'left(N)

-- A'length | Array* | returns 0 if array is null.
-- | | | Else, returns T'pos(A'high(N)) - T'pos(A'low(N)) + 1
-- | | | where T is the subtype of the Nth index of A.

-- A'Ascending | Array* | True if Nth index range of A is defined in an
-- | | | ascending range, else returns false.

Bus32_s -- Bit 31 downto 16
(BV32_Typ'left downto BV32_Typ'right + 16) <= "11111000011110000";
Bus32_v(Bus32_v'left downto Bus32_v'right - 3) := "0000";

Temp_v := BV0to7_Type'high; -- 7
Temp_v := BV0to7_Type'low; -- 0
Temp_v := Bus32_s'length; -- 32

if BV32_Typ'ascending then
 assert false
 report "BV32_Typ is in ascending order"
 severity note;
else
 assert false
 report "BV32_Typ is in Descending order"
 severity note;
end if;

Temp_v := 0;
ComputeInteger_Lbl: for Idx_i in BV8_v'range loop -- 7 downto 0
 Temp_v := (Temp_v * 2) + bit'pos(BV8_v(Idx_i));
end loop ComputeInteger_Lbl;

-- Display 8 states in reverse
Std_Lbl: For Idx_i in BV8_v'reverse_range loop -- 0 to 7
 Bus32_s(Idx_i) <= Std_Logical_val(Idx_i); -- (HLMZ10XU)
 -- ('0', 'X', '0', '1', 'Z', 'W', 'L', 'H', ' ')
 -- 0 1 2 3 4 5 6 7 8
end loop Std_Lbl;

end process Attr_Lbl;
end Attributes_s;

```

Figure 2.5 Using Predefined Non-Timing Attributes, Ch2\_dir\_attrprdf.vhd

## 2.6 ALIASES

An alias declares an alternate name for all or part of an existing object and enhances readability because it refers to the same object in different ways depending on the context. For example, aliases can refer to fields of an objects where each field has a particular significance (e.g. sign, data, Op-code). The syntax for VHDL'87 is as follows:

alias\_declaration ::= alias identifier : subtype\_indication is name;

Figure 2.6-1 is an example using alias as defined in VHDL'87. In VHDL'87 aliasing only applies to objects including signals, variables, and constants.

VHDL'93 extends the definition of aliases and adds anything that has been previously declared, except for labels, loop parameters, and generate parameters. Alias'93 provides a very useful feature which is very similar in functionality to the Ada "rename" clause. This allows long paths or long names to effectively be renamed. This feature meets the requirement of maintaining good documentation by providing the path of objects or types declared in other packages without being overburdened with long names. Figure 2.6-2 provides an example using aliasing'93.

The syntax for aliasing'93 is as follows:

alias\_declaration ::= alias alias\_designator [ : subtype\_indication ] is name [signature];  
 alias\_designator ::= identifier | character\_literal | operator\_symbol

Useful rules to nonobject aliases for VHDL'93 (see LRM for complete set of rules):

1. [1] A subtype indication may not be aliased.
2. A signature is required if the name denotes a subprogram (including an operator) or enumeration literal (see example in Figure 2.7-2).
3. If the name denotes a type, then implicit declarations for each predefined operator for the type immediately follows the alias declaration for the type and, if present, any implicit alias declarations for literals or units of the type. Thus, the aliased objects inherit the characteristics of the subtype indicated, including the operators (e.g. "<math>+</math>", "<math>+</math>=", "<math>></math>", ...) and any units, if applicable.



With VHDL'93, it is acceptable to alias paths for the "Library\_Name.Package\_Name" to shorter names, and to use the shorter aliased path names in the type declaration and object access (e.g. constants, subprograms, global signals, global variables). Use this aliasing methodology only if compatibility with VHDL'87 is not required. VHDL'93 also allows the aliasing of identifiers (i.e. the path name and identifier name). Use this approach cautiously. Avoid aliasing literals of an enumeration type.



*Rationale: Using aliasing as a "rename" can make the code more readable yet anchors the code to the full name. Many VHDL programmers, from either a hardware or a non-Ada software background, are reluctant to document the paths of objects declared in packages because of this would lengthen the code. Instead they rely on the "use LibraryName.PackageName.all;" statement for the catch all. This policy makes it difficult to trace sources of the type or object declarations. With aliasing, the code is not greatly lengthened, but yet becomes more maintainable. For examples:*

```
alias StdV is IEEE.Std_Logic_1164.Std_Logic_Vector; -- identifier aliasing
signal Addr_s : StdV(31 downto 0); -- source of type is well documented
alias LP_Pkg is SomeLongLibraryName.SomeLongPackageName; -- path aliasing
...
signal ABC_s : LP_Pkg.XYZ_Typ; -- Source of type is well documented
```

*Aliasing a literal of an enumeration type increases the level of difficulty in understanding and debugging the code. It introduces more items for a human to remember, and many simulators do not list or trace the value of the aliased value, but rather the original defined enumeration.*

```
architecture Alias_beh of Alias_Nty is
signal Bus_s : bit_vector(31 downto 0) := X"AB_CD_0234";
alias OpCode_s : bit_vector(7 downto 0) is Bus_s(31 downto 24);
alias Source_s : bit_vector(3 downto 0) is Bus_s(23 downto 20);
alias Dest_s : bit_vector(3 downto 0) is Bus_s(19 downto 16);
alias Data16_s : bit_vector(15 downto 0) is Bus_s(15 downto 0);
begin -- Alias_beh
Test_Lbl : process(Bus_s) -- sensitive to value changes in signal Bus_s
begin -- process Test_Lbl
Bus_s <= X"AB_CD_0955" after 10 ns;
If OpCode_s = "10101011" then
Data16_s <= X"F904";
end if;
end process Test_Lbl;
end Alias_beh;
```

Figure 2.6-1 Alias with VHDL'87, ch2\_dir\alias\_ca.vhd

```
architecture Alias93_a of Alias93_Nty is
alias TX_Pkg is Std.TextIO; -- TextIO used for demonstration
use TX_Pkg.all;

alias MLV_Typ is IEEE.Std_Logic_1164.Std_Logic_Vector; -- Multi-Level Vector
alias ML_Typ is IEEE.Std_Logic_1164.Std_Logic; -- Multi-Level
subtype WordWidth_Typ is integer range 31 downto 0;
subtype States_Typ is (Idle, Running, Waiting, Suspended, Interrupted);
alias Intript is Interrupted (return States_Typ); -- Rename for Interrupted
signal Rwf_s : ML_Typ(AddrWidth_Typ);
signal Data_s : MLV_Typ(WordWidth_Typ);
begin -- Alias93_a
-- Process: Test_Lbl
-- Purpose: Demonstrates the use of aliases
Test_Lbl : process
variable Outline_v : TX_Pkg.Line;
variable States_v : States_Typ := Intript; -- used the alias
begin -- process Test_Lbl
if States_v = Intript then
Addr_s <= X"ABCD_0034" or X"0000_1200";
if Rwf_s = 'u' then
Rwf_s <= '0';
end if;
Data_s <= X"FF02" and X"F001";
TX_Pkg.WriteLine_v, string("Done test");
TX_Pkg.WriteLine(Outline, Outline_v);
end if;
wait for 50 ns;
end process Test_Lbl;
end Alias93_a;
```

Aliasing enhances documentation by providing path without significantly lengthening the code.

Figure 2.6-2 More Flexible use of Aliasing with VHDL'93, ch2\_dir\alias93.vhd



## EXERCISES

1. Which of the following identifiers are legal for VHDL'87?

- a. RWFF
- b. RGWF\_c.rdwff1
- d. LABC
- c. Address.10

2. Evaluate each of the following expressions. These expressions may be of type integer, real, boolean, character, bit, or bit\_vector.

- a. 16#1#E3 = 1\_000
- b. 2#1010# = 10
- c. 2#1010# = "1010"
- d. B"1010" = "1010"
- e. B"10\_10" = "1010"
- f. X"A" = "1010"
- g. O"64" = "1100100"
- h. .5 < real(1)
- i. 4 = integer(3.6)
- j. 3 = integer(3.7)

3. Evaluate each of the following expression. Indicate if an error and why.

```

Test_Lbl: process
type State_Type is (Idle, Reading, Writing, Waiting, Stuck);
variable Int_v : integer := 4;
variable Flt_v : real := 3.0;
constant Const_c : integer := 5;
constant Yes : boolean := true;
variable IsOn_v : boolean := true;
variable State_v : State_Type;
begin
 Int_v := Int_v + 3;
 Int_v := Int_v/3;
 IsOn_v := IsOn_v and Yes;
 Int_v := IsOn_v and not Yes;
 Int_v := 3.0 + Const_c;
 Flt_v := 3.0 + 1.0 * Const_c;
 State_v := State_Type.right;
 if State_v = Stuck then
 State_v := Idle;
 end if;
 -- value of State_v ?
wait;
end process Test_Lbl;

```

4. Write a program (entity/architecture) which computes the area and circumference of a circle. Use the VHDL simulator to examine the results. Assign the results onto 2 signals: Area\_s, Circf\_s.

5. Given the following type definition, which of the following is illegal?

```

type Cond_Type is (OK, Broken, Lost, Stolen, Sold);
type ItemCond_Type is array (1 to 5) of Cond_Type;
a. variable ItemCond_v : ItemCond_Type := (others => OK);
b. variable ItemCond_v : ItemCond_Type
 := (1 => Lost,
 others => OK);
c. variable ItemCond_v : ItemCond_Type
 := (1 | 2 | 4 => OK,
 3 | 5 => Sold);
d. variable ItemCond_v : ItemCond_Type
 := (OK, OK, OK, Lost, Sold);

```

6. Write a program which represents four registers of 16 bits each using an array 0 to 3 of words (bit\_vector). In a process, initialize this register array with the following:

| Register # | Value       |
|------------|-------------|
| 0          | 0000 in hex |
| 1          | FFFF in hex |
| 2          | ABCD in hex |
| 3          | 1234 in hex |

Modify register 3 to the value of register 2.

7. Write a program which includes a record type. The components of the record shall include objects of the following types:

1. string of 10 characters (see package Standard)
2. Integer
3. real
4. Enumeration type (5 colors)
5. Enumeration type (4 vehicles i.e. car, boat, train, bus)
6. Array vehicles and colors.

Includes 2 variables of that record type. Initialize the first variable using an aggregate. Initialize the elements of the other variable using one component at a time. Set the second variable equal to the first variable. (don't forget the "wait;" statement at the end of the process. Compile and run you program.

8. Given a DataBus(31 downto 0) with the following field definition:

```

Data(15 downto 0) = DataBus(31 downto 16);
Source(7 downto 0) = DataBus(15 downto 8);
Destination(7 downto 0) = DataBus(7 downto 0);

```

Define an entity with DataBus as an input of type bit. Define in the entity aliases for the DataBus.

## 3. CONTROL STRUCTURES

---

This chapter provides the rules and coding guidelines for VHDL control structures which provide alternate paths for the data flow. In synthesis, control structures imply multiplexers, latches, combinational logic and sequential logic (in clocked processes).

Control structures make use of static and dynamic expressions. These expressions are first defined prior to their use.

### 3.1 EXPRESSION CLASSIFICATION

There are three kinds of expressions which are evaluated at different phases of the VHDL compilation/simulation process:

1. **Locally static expressions:** [1] These are expressions evaluated during analysis of the design unit in which they appear, such as constants of an architecture.
2. **Globally static expressions:** [1] These are expressions which are evaluated as soon as the design hierarchy in which they appear is elaborated, such as constants which are functions of generics, or generic expressions.
3. **Dynamic Expressions:** These are expressions evaluated during initialization or simulation of an architecture and includes variables, or constants of subprograms initialized to either values or attributes of formal parameters of the subprogram.

Figure 3.1 represents some examples of expression classifications.

### 3.2.1 The "if" Statement

[1] An if statement selects for execution one or more of the enclosed sequences of statements, depending on the value of one or more corresponding conditions. The syntax for the if statement is as follows:

```

if [if_label] if condition then
sequence_of_statements
{ elsif condition then
sequence_of_statements }
[else
sequence_of_statements]
end if [if_label];

```

condition ::= boolean\_expression  
sequence\_of\_statements ::= { sequential\_statement }  
sequential\_statement ::=  
wait\_statement  
assertion\_statement  
signal\_assignment\_statement  
variable\_assignment\_statement  
procedure\_call\_statement  
if\_statement  
case\_statement  
loop\_statement  
next\_statement  
exit\_statement  
return\_statement  
null\_statement

Figure 3.2.1-1 represents the software view of an if statement, whereas Figure 3.2.1-2 represents the hardware view.




Figure 3.1 Examples of Expression Classifications, ch3\_dir\statc\_ea.vhd

## 3.2 CONTROL STRUCTURES

In processes, control structures provide alternate paths for the data flow. A control structure might execute one group of statements instead of another group, or execute a group of statements multiple times, or jump over a group of statements. There are three control structures:

1. if,
2. case,
3. loop.




Figure 3.2.1-1 Software Representation of the "if" statement




Figure 3.2.1-2 Hardware Representation of the "if" statement

**SM** Avoid using more than 3 levels of if ... else ... end if statements. If more than 3 levels are required, encapsulate the inner nested levels with procedure calls. Indent each level of if statement. In addition, when using VHDL'93, label each if statement.

**Rationale:** Limiting the number of levels enhances code readability. Indenting and labeling each level enhances readability. Labeling is not allowed in VHDL'87.

**SM** When defining the condition, use parentheses to differentiate levels of operations on the condition. Group the operations in a logical and readable order. For example:

```

if (
 ((Data_s(7) = '1') and (RWF_s = '1')) or -- Read condition
 (Data_s(15 downto 14) = "10") and (RWF_s = '0')) or -- write condition
 (not TriStateON_s'delayed(SysDelay_g)) -- Not tri-state control
) then
 Data_s <= X"FFFF";
end if;

```

**Rationale:** This guideline creates more readable code


Table 3.2.1 demonstrates the use of procedures (see chapter 7) to reduce the number of nested-if levels. VHDL'93 syntax is used in this table.

Table 3.2.1 Use of Procedures to Reduce Number of Nested-if Levels

| Three levels of nesting                                                                                                                                                                                                                                                                                 | Translation to 2 levels with procedure call                                                                                                                                                                      | Sample procedure definition                                                                                                                                                                                    |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <pre> Oneif_Lbl: if Cond1 then statements_1T; Twof_Lbl: if Cond2 then statements_2T; Threelf_Lbl: if Cond3 then statements_3T; else -- Cond3 statements_3F; end if Threelf_Lbl; else -- Cond2 statements_2F; end if Twof_Lbl; else -- Cond1 statements_1F; end if Oneif_Lbl;                     </pre> | <pre> Oneif_Lbl: if Cond1 then statements_1T; Twof_Lbl: if Cond2 then Cond2_Procedure(); else -- Cond2 statements_2F; end if Twof_Lbl; else -- Cond1 statements_1F; end if Oneif_Lbl;                     </pre> | <pre> procedure Cond2_Procedure() is begin statements_2T; Threelf_Lbl: if Cond3 then statements_3T; else -- Cond3 statements_3F; end if Threelf_Lbl; end procedure Cond2_Procedure;                     </pre> |

### 3.2.2 The Case Statement

[!] A case statement selects for execution one of a number of alternative sequences of statements. The syntax for a case statement is as follows:



**MSB** Choices in a case statement should be separated by 1 blank line and should be indented. The sequence of statements should immediately follow the case alternative specification and be indented by at least 2 spaces.

**Rationale:** Enhances readability by visually the various alternatives to choose from.

**MSB** Keep the expression for the case statement SIMPLE. When the expression of a case statement is complex, compute the expression using a variable and then use that variable as the expression in the case statement.

**Rationale:** Enhances code readability, and causes the expression to be static (see next subsection).

Figure 3.2.2-1 represent the software view of a case statement, whereas Figure 3.2.2-2 represents the hardware view.




Figure 3.2.2-1 Software Representation of the "case" statement




Figure 3.2.2-2 Hardware Representation of the "case" statement

Figure 3.2.2.1 provides an example of the case statement which abides by the coding style.

```

architecture CaseDemo_a of CaseDemo_Nty is
begin
 -- CaseDemo_a
 Demo_Lbl : process
 use Std.TextIO.all;
 use Std.TextIO;

 subtype String5_Typ is string(1 to 5);
 subtype String10_Typ is string(1 to 10);
 subtype BV5_Typ is Bit_Vector(1 to 5);

 variable Outline_v : TextIO.Line; -- pointer to string
 variable String5_v : String5_Typ := "GREAT";
 variable String10_v : String10_Typ;
 variable BV5_v : BV5_Typ := "10110";
 variable Int_v : integer := 5;

 begin -- process Demo_Lbl
 case BV5_v is
 when "00000" =>
 TextIO.Write(Outline_v, string("BV5_v = 00000"));
 TextIO.WriteLine(Outline_v);

 when "11111" =>
 TextIO.Write(Outline_v, string("BV5_v = 11111"));
 TextIO.WriteLine(Outline_v);

 when others =>
 TextIO.Write(Outline_v, string("BV5_v /= 00000 or 11111"));
 TextIO.WriteLine(Outline_v);
 end case;

 case +2*Int_v > 10 is
 when true =>
 TextIO.Write(Outline_v, string("Int_v > 10"));
 TextIO.WriteLine(Outline_v);

 when false =>
 TextIO.Write(Outline_v, string("Int_v not > 10"));
 TextIO.WriteLine(Outline_v);
 end case;

 string10_v := string5_v & " HITS";
 case String5_Typ'(string5_v(1 to 3) & String10_v(9 to 10)) is
 when "GRETS" =>
 TextIO.Write(Outline_v, string("GRETS"));
 TextIO.WriteLine(Outline_v);

 when "GRETS" =>
 TextIO.Write(Outline_v, string("GRETS"));
 TextIO.WriteLine(Outline_v);

 when others =>
 TextIO.Write(Outline_v, string("NOT grets"));
 TextIO.WriteLine(Outline_v);
 end case;
 -- String5_Typ'(string5_v(1 to 3) & string10_v(9 to 10))
end architecture CaseDemo_a;

```

Use type qualifier because compiler doesn't know if the text in parentheses is a string or a bit\_vector.

Use type qualifier because compiler doesn't know size of the concatenation results. Use a variable when expression is complex.

```

String5_v := string5_v(1 to 3) & String10_v(9 to 10);
case String5_v is
when "GRETS" =>
 TextIO.Write(Outline_v, string("GRETS"));
 TextIO.WriteLine(Outline_v);

when "GRETS" =>
 TextIO.Write(Outline_v, string("GRETS"));
 TextIO.WriteLine(Outline_v);

when others =>
 TextIO.Write(Outline_v, string("NOT grets"));
 TextIO.WriteLine(Outline_v);
end case;

wait;
end process Demo_Lbl;
end CaseDemo_a;

```

Use a variable when expression is complex.

Use type qualifier because compiler doesn't know which overloaded TextIO.Write procedure to use: the one for string or the one for Bit\_Vector.

Figure 3.2.1 Example of the Case Statement, ch3\_dir\case0\_ea.vhd

3.2.2.1 Rules for the Case Statement

1. The case expression must be a discrete type<sup>14</sup>.
2. Every POSSIBLE value of the case expression must be covered in one and only one when clause (i.e. cannot duplicate a value in another "when" clause)<sup>14</sup>.
3. If the when others clause is used, it must appear as a single choice at the end of the case statement<sup>14</sup>.
4. Case choice must be a **locally static** expression. Array case expression must have a static subtype.
5. Array case expression must have a static subtype (e.g. concatenation of bits or characters must be qualified with a subtype).

Figure 3.2.2.1-1, 3.2.2.1-2 and 3.2.2.1-3 are examples of the case statement with rule violations.

<sup>14</sup> *Rendez Vous with Ada, A Programmer's Introduction*, David J. Naiditch, John Wiley & Sons, Inc. Copyright ©1989 by David Naiditch

```

architecture Case_Beh of Case_Nty is
type States_Typ is (Idle, Waiting, Suspended, Running);
begin
 -- Case Beh
 TestCase_Lbl : process
 variable Real_v : real;
 variable States_v : States_Typ;
 variable Pos_v : positive := 10;
 begin
 -- process TestCase_Lbl
 Real_v := 3.14;
 States_v := Waiting;
 case States_v is
 when Idle_ => null; -- no statement
 when Waiting | Suspended =>
 States_v := Idle;
 when Running => null;
 end case;

 case Pos_v is
 when 1 TO 9 => Pos_v := 1;
 when 10 TO 100 => Pos_v := 100;
 when others => States_v := Idle; -- pos_v

 case States_v is
 when Idle_ => null;
 when Waiting | Suspended |
 Idle => Pos_v := 100; -- Idle is already covered
 when Running => null;
 end case;

 case Real_v is
 when 1.0 TO 10.9 => Real_v := 100.9;
 when others => States_v := Idle; -- Real_v
 end case;

 case States_v is
 when Idle_ => null; -- missing Running
 when Waiting |
 Suspended => Pos_v := 100; -- line 51
 end case;
 wait;
 end process TestCase_Lbl;
end Case_Beh;

```

Figure 3.2.2.1-1 Example of the Case Statement with Rule Violations, ch3\_dir\case\_ea.vhd

```

entity Case_Nty is
generic (Max_g : positive := 10);
end Case_Nty;

architecture Case_Beh of Case_Nty is
type States_Typ is (Idle, Waiting, Suspended, Running);
begin
 -- Case Beh
 TestCase_Lbl : process
 variable Real_v : real;
 variable States_v : States_Typ;
 variable Pos_v : positive := 10;
 constant Pos10_c : positive := 10;
 begin
 -- process TestCase_Lbl
 Real_v := 3.14;
 States_v := Waiting;
 case States_v is
 when Idle_ => null;
 when others => States_v := Idle; -- line 36
 end case;

 when Running => null;
 -- States_v

 case Pos_v is
 when 1 to Pos10_c =>
 Pos_v := 1;
 when 11 to 100 => Pos_v := 100;
 when others => States_v := Idle; -- pos_v

 case Pos_v is
 when 1 to Pos10_v =>
 Pos_v := 1;
 when 11 to 100 => Pos_v := 100;
 when others => States_v := Idle;

 case Pos_v is
 when 1 to Max_g =>
 Pos_v := 1;
 when 11 to 100 => Pos_v := 100;
 when others => States_v := Idle;
 end case;

 wait;
 end process TestCase_Lbl;
end Case_Beh;

```

Figure 3.2.2.1-2 Example of the Case Statement with Rule Violations, ch3\_dir\case2\_ea.vhd



```


architecture Case_Beh of Case_Nty is
 constant ATEP_c : string := "ATEP";
begin
 -- Case_Beh
 Case_Lbl : process
 subtype String2_Typ is string(1 to 2);
 begin
 -- process Case_Lbl
 -- case ATEP_c(1) & ATEP_c(3) is
 -- Array case expression must have a static subtype.
 case String2_Typ'(ATEP_c(1) & ATEP_c(3)) is
 when "AE" =>
 assert false
 report "String constant is AE"
 severity note;
 when others =>
 assert false
 report "String is not AE"
 severity note;
 end case;
 wait;
 end process Case_Lbl;
end Case_Beh;

```

Figure 3.2.2.1-3 Example of the Case Statement with Rule Violations, ch3\_dir/caseq\_ca.vhd

3.2.3 Loop Statement

Loop statements are used to execute a sequence of statements zero or more times. There are three forms of loop statements: The simple loop, the while loop, and the for loop. The loop syntax is as follows:



3.2.3.1 The Simple Loop

The simple loop does not have an explicit iteration scheme. The implicit iteration scheme is "while true", thus looping forever. The usual way to exit an infinite loop is to use the exit statement. Figure 3.2.3.1 demonstrates the use of a simple loop.



Do Not use the statement while true loop, use instead loop.

Rationale: While true statement is redundant. The simple loop is sufficient.

```

architecture Loop_a of Loop_Nty is
begin
 -- Loop_a
 Loop_Lbl : process
 variable Max_v : natural := 10;
 variable Count_v : natural := 0;
 begin
 Max_v := 6;
 SimpleLoop_Lbl : loop
 Count_v := Count_v + 1;
 if Count_v = Max_v then
 exit; -- loop iterates 6 times, exit current loop
 end if;
 end loop SimpleLoop_Lbl;
 wait;
 end process Loop_Lbl;
end Loop_a;

```

Note use of loop label.

Figure 3.2.3.1 Use of a Simple Loop, ch3\_dir/loop\_ea.vhd

3.2.3.2 The while loop

The while loop iterates as long as the condition expressed in the while statement is true. This is often used to execute a set of sequential statements while a signal or a variable meets a certain criteria. Note that for a loop with a [!] while iteration scheme, the condition is evaluated BEFORE each execution of the sequence of statements. If the condition is TRUE, then the sequence is executed, else the iteration scheme is said to be complete and the execution of the loop statement is complete (i.e. done). Figure 3.2.3.2 demonstrates the use of a while loop.

```

...
Loop_Lbl : process
 variable Count_v : natural := 0;
begin
 -- The process automatically reiterates to the start
 -- after the last statement of the process.
 -- Thus, if the "while loop" fails, the
 -- process gets suspended until the next rising edge of the clock.
 wait until Clk_s = '1'; -- rising edge of Clk_s

 -- If the condition is true in the while loop, this
 -- algorithm counts the number of cycles the condition is true
 SimpleLoop_Lbl : while Receiving_s = '1' loop
 Count_v := Count_v + 1;
 wait until Clk_s = '1'; -- rising edge of Clk_s
 end loop SimpleLoop_Lbl;
 end process Loop_Lbl;
end While_Beh;

```

Figure 3.2.3.2 Use of a While Loop, ch3\_dir/while\_ea.vhd

3.2.3.3 The for loop

The loop parameter type for the iteration loop scheme (e.g., the parameter Index\_i in "for Index\_i in 1 to 4") is the base type of the discrete range, and is NOT explicitly defined as a type. Thus, the type is implicitly defined from the range. Figure 3.2.3.3 is an example for the use of a for loop statement. This example provides a bit reversal of a bit vector.

```

architecture Demo0_a of For0_Nty is
begin
 -- Demo0_a
 Demo_Lbl : process
 subtype DnRange_Typ is natural range 7 downto 0;
 -- below is a more general purpose description by
 -- referring the range to a predefined type.
 -- variable UpWord_v : bit_vector (0 to 7);
 variable DnWord0_v : bit_vector (DnRange_Typ);
 variable DnWord1_v : bit_vector (DnRange_Typ);
begin
 -- process Demo_Lbl
 DnWord0_v := y"84";
 -- This loop is written using attributes so that the algorithm
 -- can be used even if the range type DnRange_Typ is changed.
 -- In the loop below, the loop counter "Index_i" is IMPLICITLY
 -- defined,
 Reverse_Lbl : for Index_i in DnRange_Typ loop -- 7 downto 0
 DnWord1_v(DnRange_Typ'left - Index_i) := DnWord0_v(Index_i);
 end loop Reverse_Lbl;
 wait; -- suspend process in this demonstration process.
end process Demo_Lbl;
end Demo0_a;

```

Figure 3.2.3.3 Bit Reversal with a for loop statement, ch3\_dir/for0\_ea.vhd

**AD** When defining the loop parameter specification, either use a type (or subtype) definition, or use predefined object attributes (e.g. PredefinedObject'range, PredefinedObject'length - 1 downto 0). Avoid using discrete range (e.g. 1 to 4).

*Rationale: This rule makes the code more flexible for maintenance.*

3.2.3.3.1 for loop Rules

There are 10 rules for the for loop, and they include the following:

1. The loop parameter is not explicitly defined, but implicitly defined<sup>15</sup>.
2. The loop parameter's range is tested at the beginning of the loop, not at the end<sup>15</sup>.
3. [!] The loop parameter is an object whose type is the base type of the discrete range.

<sup>15</sup> *Rendez Vous with Ada*, A Programmer's Introduction, David I. Naiditch, John Wiley & Sons, Inc. Copyright ©1989 by David Naiditch

Figure 3.2.3.3.1-1 demonstrates the concepts for rules 1, 2, and 3.

```

architecture LoopTest_Beh of LoopTest_Nty is
type States_Typ is (Idle, Running, Stuck);
begin
 Ip_Lbl: process
 variable Count_v : natural := 0;
 -- loop counter States_1 is implicitly defined of states_Typ.
 States_Lbl: for States_1 in States_Typ loop
 case States_1 is
 when Idle =>
 Count_v := Count_v + 1;
 when Running =>
 Count_v := Count_v + 2;
 when Stuck =>
 null;
 end case;
 end loop States_Lbl;
 wait;
end process Ip_Lbl;
end LoopTest_Beh;

```

In this example, ALL the cases in the case statement will be covered. The Idle case after the 1st iteration, the Running case after the 2nd iteration, and the Stuck case after the 3rd iteration.

Figure 3.2.3.3.1-1 The Loop Parameter is an Object whose Type is the Base Type of the Discrete Range, ch3\_dir\forrule3.vhd

4. Inside the loop, the loop parameter is a constant. Thus, it may be used but not altered<sup>15</sup> (i.e. can be read and compared, but NOT written into). In addition the loop parameter [1] must not be given as an actual corresponding to a formal of mode out or inout in an association list (see chapter 7). Thus, if within the loop a procedure is called, the value of the loop parameter can be passed to that procedure an input, but not as an output, since an output will attempt to modify the loop parameter.

5. The loop parameter's discrete range may be dynamic<sup>15</sup>. Example:

```

variable Max_v : integer;
....
Max_v := 10;
Dynamic_Lbl: for Count_i in 1 to Max_v loop -- Max_v is NOT static
....
end loop Dynamic_Lbl;

```

6. The discrete range of the loop is evaluated before the loop is first executed<sup>15</sup>. [1] If the discrete range is a null range, then the iteration scheme is said to be complete and the execution of the loop is therefore complete. Otherwise the sequence is executed once for each value of the discrete range (provided the loop is not being left as the result of the execution of a next statement, an exit statement, or a return statement), after which the iteration is said to be complete. Prior to each iteration, the corresponding value of the discrete range is assigned to the loop parameter.

7. [1] A next statement is used to complete the execution of one of the iterations of an enclosing loop statement. The syntax for the next statement is:

```

next_statement ::=
 next (loop_label) [(when condition)];

```

A next statement with a loop label is allowed within the labeled loop and applies only to that loop. A next statement without a loop label is only allowed within a loop, applies to the innermost enclosing loop (whether labeled or not). For the execution of a next statement, the condition, if present, is first evaluated. The current iteration loop is terminated if the value of the condition is TRUE or if there is no condition. Figure 3.2.3.3.1-2 is an example using the next and exit statements.



If the condition for the when is simple, insert the condition in-line (i.e. in-line with the code). Otherwise compute the condition using a variable.

Rationale: Guideline enhances code readability.

```

entity ForNextExit_Nty is
generic (Max_G:
end ForNextExit_Nty;

architecture ForNextExit_a of ForNextExit_Nty is
begin
 -- ForNextExit_a
 -- Purpose: Count the number of '1's in bit vector
 -- from left side to the right side, provided the index
 -- is odd (e.g. 31, 29, 27) up to Max_G
 DEMO_Lbl : process
 subtype S32range_Typ is natural range 32 downto 1;
 variable BV32_v : BV32_Typ := X"AB86_ABCD";
 variable Count_v : natural;
 variable IsEven_v : boolean;
 variable MaxOut_v : boolean;
 begin
 -- process DEMO_Lbl
 CountOdd_Lbl : for Index_1 in BV32_v'range loop
 IsEven_v := Index_1 mod 2 = 0;
 MaxOut_v := Index_1 < Max_G;
 next CountOdd_Lbl when IsEven_v; -- skip if even
 exit CountOdd_Lbl when MaxOut_v; -- end if limit is reached
 if BV32_v(Index_1) = '1' then
 Count_v := Count_v + 1;
 end if;
 end loop CountOdd_Lbl;
 wait;
end process DEMO_Lbl;
end ForNextExit_a;

```

If condition is simple, insert the condition in line instead of computing it through a variable

Figure 3.2.3.3.1-2 Example using the next and exit statements, ch3\_dir\for1\_ca.vhd

8. [!] An *exit* statement is used to complete the execution of an enclosing loop statement. The syntax for the *exit* statement is:

```
exit_statement ::=
 exit [loop_label] [when condition];
```

The completion is conditional if the statement includes a condition. An *exit* statement with a loop label is only allowed within the labeled loop and applies to that loop. An *exit* statement without a loop label is only allowed within a loop, applies to the innermost enclosing loop (whether labeled or not).

For the execution of an *exit* statement, the condition, if present, is first evaluated. The loop is terminated if the value of the condition is TRUE or if there is no condition.

Figure 3.2.3.3.1-3 demonstrates the use of the *exit* statements and nested loops.



Loop statements should be labeled.

**Rationale:** Labels in loop parameters enable better loop control with the next and exit statements. Labels also enhance readability and maintainability.

```
architecture NestedFor_a of NestedFor_Ncy is
begin
 -- NestedFor_a
 NestedFor_Lbl : process
 variable Int1_v : natural;
 variable Int2_v : natural;
 variable Int3_v : natural;
 begin
 -- process NestedFor_Lbl
 Out_Lbl : for Indx_1 in 1 to 10 loop
 next when Indx_1 mod 2 > 0;
 Int2_v := Int2_v + 1;
 Inner_Lbl : for X_1 in 1 to 3 loop
 next Out_Lbl when Int2_v = 2;
 assert false
 report "in inner loop"
 severity note, v_X_1;
 Int3_v := Indx_1 + X_1;
 exit Out_Lbl when Int2_v = 4;
 end loop Out_Lbl;
 wait;
 end process NestedFor_Lbl;
end NestedFor_a;
```

Inner loop has visibility on outer loop parameters (e.g. *Indx\_1*). Outer loops have NO visibility on inner loop parameters (e.g. *X\_1*)

Figure 3.2.3.3.1-3 Use of the *Exit* Statements and Nested Loops, *ch3\_dir\for2\_ca.vhd*

9. [!] The loop counter only exists within the loop<sup>15</sup>. Thus at exit of loop, the loop counter has no more significance. Within the loop, the loop counter hides identifiers that exist outside the loop and have the same name as the loop counter. The identifiers that are hidden can be accessible if they are prefixed with the label where they exit followed by a period. Figure 3.2.3.3.1-4 demonstrates this concept.

```
architecture Hide_a of Hide_Ncy is
begin
 -- Hide_a
 Hide_Lbl : process
 variable Count_v : natural := 10;
 variable Other_v : natural := 0;
 begin
 Count_v := 5; -- Hide_Lbl.Count_v := 5
 Ip_Lbl : for Count_v in 1 to 10 loop
 Other_v := Other_v + Count_v; -- loop counter is used here
 end loop Ip_Lbl;
 wait;
 end process Hide_Lbl;
end Hide_a;
```

There are 2 definitions for Count\_v:  
1. In the process as a variable  
2. In the loop as a loop counter

Figure 3.2.3.3.1-4 Loop Counter Only Exits Within the Loop, *ch3\_dir\hide\_ca.vhd*



Avoid hiding identifiers with loop counter identifiers (i.e. do not name loop counter identifiers as other identifiers visible by the process).

**Rationale:** Hiding identifiers worsens readability.

10. FOR loops may step through the discrete in reverse range<sup>15</sup>. For example:

```
subtype BV32_Typ is bit_vector(31 downto 0);
...
-- reverse_range operates on arrays
for LP_i in BV32_Typ'reverse_range loop -- 0 to 31
```

Note that for synthesis, many synthesizers require that the loop parameter be an integer type (rather than enumerated type). Coding rules are defined by the synthesizer tools. Users should verify the VHDL coding rules for their specific synthesizers.

### EXERCISES

1. Which of the following is true about the if statement?
  - a. The levels of nesting is infinite, and not restricted.
  - b. The condition can be of any type.
  - c. The else clause and elsif clause can be intermixed.
  - d. All the conditions of the if and elsif and else clauses must be from the same expression of the if clause (i.e. like the case statement).
  - e. Any statement written as a case statement can be translated to an if statement.
  - f. Any statement written as an if statement can be rewritten as a case statement.

2. Rewrite the following if statements into case statements. Embed this code into an entity/architecture with a single process.

```

if size_v <= 5 then -- size_v is of type natural
 select_v := Small; -- select_v is of an enumeration type
elsif size_v = 10 then
 select_v := Medium;
else
 select_v := Large;
end if;

```

3. Translate and execute the case BV5\_v code in file "case0\_ea.vhd" using if statements.

4. Write and execute a program using for loop to compute the integer value of an 8 bit vector array (of subtype bit\_vector(7 downto 0)). The result is of type natural. Use a constant array to translate the value of the index into a weight (e.g. index of 0 has a weight of 1, 2, 3, 4, 8 ..).

Thus if the value of C is B"101", then its integer value is  $1(LSB) * 1(weight\ of\ LSB) + 0 * 2 + 1(MSB) * 4 (weight\ of\ MSB) = 5$   
 Use attributes instead of hard coded numbers to generalize the code.

5. Write and execute a program using the loop statements which counts the number of ZEROS in the ODD indices (e.g. 1, 3, 5, ..) of a 64 bit array of subtype bit\_vector(63 downto 0).

6. Which of the statements are TRUE for the "for" loop?
  - a. The loop parameter is implicitly defined.
  - b. The loop parameter can be modified inside the loop.
  - c. The loop parameter can be read inside the loop.
  - d. An inner loop can read an outer loop parameter.
  - e. An outer loop can read an inner loop loop\_parameter.
  - f. The loop parameter can be of any type
  - g. The loop parameter discrete range must be static.
  - h. The loop parameter discrete range may be dynamic.
  - i. The statement "next outer loop\_label" from an inner loop will cause the inner loop to exit, and the outer loop to go to the next iteration.
  - j. The statement "next inner loop\_label" from an inner loop will cause the inner loop to exit, and the outer loop to go to the next iteration.
  - k. The statement "next inner\_loop\_label" from an inner loop will cause the inner loop to iterate.

7. What is the value of Count\_v for architecture ForNextExit a in file for1\_ea.vhd? Run the exercise using the single step simulation control to view the results.

## **4. DRIVERS**

---

This chapter presents the concepts of drivers and the initialization rules of signals and ports. These concepts are used to prevent the model from yielding unexpected results during simulation. This chapter also explains the resolution function used to resolve bus conflicts when multiple drivers put values onto signals.

### **4.1 RESOLUTION FUNCTION**

Chapter 7 explains how resolution functions are defined. The resolution function and how it relates to a resolved type is explained in this section. This provides a better understanding of the concepts of drivers, and timing in VHDL. A resolution function is a function which examines all the values from each of the drivers on a signal of a type, and resolve the conflict by returning a single value which matches the resolution algorithm. The resolution function is automatically called by the simulator when the types used in the object declaration is of a resolved type. In `std_logic_1164` package, the type `Std_Logic` and `Std_Logic_Vector` are resolved types. A summary of the resolved operations for any two signals of type `Std_Logic` is shown in the Table 4.1.



[1] Each signal assignment is associated with a driver. The initial contents of a driver associated with a given signal are defined by the default value associated with the signal. The value of the signal is a function of the current values of its drivers. Each process that assigns to a given signal implicitly contains a driver for that signal. A signal assignment affects only the associated driver(s).

When using resolved types such as Std\_Logic or Std\_Logic\_Vector, improperly initialized signals can yield unexpected results during simulation. Table 4.2 compares the results of the above model where the signal is initialized to a 'Z' against another model where the signal is initialized to the default value 'U'. Specifically the signal declaration is modified as shown below in file drv1b\_ea.vhd:

```

signal A_s : Std_Logic := 'Z';
signal A_s : Std_Logic; -- defaulted to Std_Logic'left -- 'U' -- in file drv1b_ea.vhd

```

Table 4.2 Comparison of Simulation Results when Drivers are Uninitialized.

| Simulation Results,<br>Signal initialized to 'Z'<br>(file drv1_ea.vhd)                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Simulation Results,<br>Signal initialized to default value 'U'<br>(file drv1b_ea.vhd)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <pre> drivers * -- @ startup # Signal a_s = Z # Driver pa2_lbl = Z # Driver pa1_lbl = Z run 11 us # current time is 11 us                     </pre> <p>The 2 drivers are resolved by resolution function to a '1'.</p> <pre> drivers * # Signal a_s = 1 # Driver pa2_lbl = Z # Driver pa1_lbl = 1 run 10 us # current time is 21 us drivers * # Signal a_s = X # Driver pa2_lbl = 0 # Driver pa1_lbl = 1 run 20 us # current time is 41 us write list listfile ns a_s 0 Z 10000 1 20000 X 30000 0 40000 X                     </pre> | <pre> drivers * # Signal a_s = U # Driver pa2_lbl = U # Driver pa1_lbl = U run 11 us # current time is 11 us                     </pre> <p>The 2 drivers are resolved by resolution function to a 'U'.</p> <pre> drivers * # Signal a_s = U # Driver pa2_lbl = U # Driver pa1_lbl = 1 run 10 us # current time is 21 us drivers * # Signal a_s = X # Driver pa2_lbl = 0 # Driver pa1_lbl = 1 run 20 us # current time is 41 us write list listfile ns a_s 0 U 20000 X 30000 0 40000 X                     </pre> <p>* a 'U' from 0 ns to 20 us. Unexpected results</p> |



1. When defining a synthesizable design DO NOT INITIALIZE PORTS or SIGNALS.

2. If the initialization is performed through a discrete RESET port, then the model should reflect the initialization reset signal.

3. If the RESET function is not implemented through a discrete RESET port, but rather through initialized scanable registers then a different approach must be taken for the VHDL model. Specifically, if the model must reflect the functional view of the design (but not the test view through the scan chains) then emulate the initialization through a "phantom" reset port. Some synthesizers provide the capability to direct the compiler to ignore a portion of the VHDL code through pragmas (or directives), thus ignoring for synthesis the phantom RESET code. However, during simulation, all the VHDL code would execute, including the phantom reset code. This emulates the functionality of the synthesized hardware when in non-scanable mode. The model would incorrectly emulate the function of the hardware during scanable mode since the VHDL code does not include the structural view of the scan chain. Figure 4.2-2 is an example of the application of the phantom reset function.

**Rationale:**

1. Initialization is ignored by synthesizers.
2. VHDL model should reflect operation of a discrete RESET signal.
3. For tactical (non test) simulation, a discrete RESET control can quickly emulate the reset of the VHDL design. That design can however be synthesizable without modifications. Test simulation requires a structural or more detailed view of the design which models the scan chain.



When designing NON-Synthesizable designs (e.g. BFM's) either rely on an external RESET signal to initialize the states of the model and its signals (preferred approach), or initialize the ports of an entity and the signals of an architecture to a benign value (other than the default value of 'U' for Std\_Logic type signals).

**Rationale:** Non-synthesizable designs generally describe a high level model or a BFM used in a testbench environment (see chapter 10). An external RESET signal is the preferred approach to set the model to a known state. However, an alternate approach is to initialize the ports and signals of an architecture.



```

entity SomeE_Nty is
port
(
 -- pragma Do_Not_Synthesize
 Reset : in bit;
 -- pragma Synthesize
 A : in bit;
 Clk : in bit;
 B : out bit);
end SomeE_Nty;

architecture SomeA_a of SomeE_Nty is
 signal C_s : bit;
begin
 -- SomeA_a
 XX_lbl : process
 begin
 -- process XX_lbl
 wait until Clk'event and CLK = '1';
 -- pragma Do_Not_Synthesize
 if Reset = '1' then
 B <= '0';
 else
 pragma Synthesize
 B <= not A;
 pragma translate_off
 end if;
 pragma translate_on
 end process XX_lbl;
 end SomeA_a;
end

```

The actual pragma is defined by the synthesizer tool. The synthesizer ignores this code.

-- Ignored by Synthesizer.  
 -- Reset operation  
 -- is not synthesized.

-- some algorithm.

-- Ignored by synthesizer

Figure 4.2-2 Pragma to Bypass Synthesized VHDL Code, ch4\_dir\initlz.vhd

4.2.1 More on Drivers

[1] If more than one process makes a signal assignment to the same signal, then there is a single driver associated with each process. For example, if 5 processes make signal assignment to signal S, then there are 5 drivers (1 per each process) for signal S. These drivers are created at elaboration and exist during the whole simulation time regardless of when the signal assignment is made.

[1] If more than one driver exists for a signal, then that signal MUST be of a resolved type in order for the simulator to determine the final resolved value on that signal. For example, if one driver asserts a '1' and the other driver asserts a '0', then it is required to use a resolved type which resolves the final value on the signal.

It is an error if more than one driver exists on a signal, and the type of the signal and data types of the values asserted onto the signal is not of a resolved type.

4.2.1.1 Driving Data from multiple Processes onto a Non-Resolved Signal

As mentioned above, it is illegal for multiple processes to assign values onto a common signal of a non-resolved type. This is a common mistake that many VHDL programmers attempt to make. A simple solution to this problem is described below:

1. Allow ONLY ONE process (called the driving process) to drive the desired signal.
2. Use handshaking signals between the other processes (called request processes) and the driving process to request the driving process to send the desired data. The typical handshaking signals are shown in Figure 4.2.1.1-1.




Figure 4.2.1.1-1 Handshaking Signals between a Request Process and a Driving Process

Figure 4.2.1.1-2 represents the handshaking for 2 processes transferring data onto a non-resolved signal. Figure 4.2.1.1-3 represents the simulation outputs of this model.

```

architecture ReqDrv_a of ReqDrv_Nty is
 constant ClkPeriod_c : time := 100 ns;
 signal Clk_s : bit := '0';
 signal Data_s : integer;
 signal ReqData_s : integer;
 signal REQ_s : boolean; -- Request To Send
 signal EOT_s : boolean; -- End Of Transfer
begin
 -- ReqDrv_a
 -- Concurrent statement for clock emulation
 Clk_s <= not Clk_s after ClkPeriod_c;

 -- Process: Request_Lbl
 -- Purpose: Request from the driving process to send an integer
 -- Request_Lbl : process
 variable Int_v : integer := 100;
 begin
 -- process Request_Lbl
 wait until Clk_s'event and Clk_s = '1'; -- rising edge of clock
 Int_v := Int_v + 1;
 ReqData_s <= Int_v;
 REQ_s <= True;
 wait on EOT_s'transaction until EOT_s;
 end process Request_Lbl;

```

```

-- Process: Driving_Lbl
-- Purpose: Sends data onto Data_s and also passes data from the
-- Request process onto Data_s.

Driving_Lbl : process
variable Int2_v : integer := 1000;
variable ThenTime_v : time;
begin
 wait until Clk_s'event and Clk_s = '1'; -- rising edge of clock
 Int2_v := Int2_v + 1;
 Data_s <= Int2_v;
 Work_Lbl : for Work_L in 1 to 6 loop -- emulate work done by this process
 wait until Clk_s'event and Clk_s = '1'; -- rising edge of clock
 end loop Work_Lbl;

 -- must now detect if the request process wants
 -- this process to send data
 -- Next statement states:
 -- If the time since the last activity (or signal assignment) of signal
 -- Req_s is less than the current time minus
 -- the last time that was checked then => send requested data
 -- (see chapter 5 for signal attributes)
 if Req_s'last_active < (now - ThenTime_v) then
 Data_s <= ReqData_s;
 EOT_s <= true, false after 1 ns; -- pulse for easier debugging
 end if;
end process Driving_Lbl;
end ReqDrv_a;

```

Figure 4.2.1.1-2 Handshaking for 2 Processes Transferring Data onto a Non-Resolved Signal, ch4\_dir\reqdrv\_ca.vhd




Figure 4.2.1.1-3 Simulation Outputs of Handshaking Model

### 4.3 PORTS

The previous initialization recommendations apply not only to signals, but also to PORTS, but for different reasons. This section explains the initialization of ports and signals in hierarchical designs which incorporates components.

[1] In an interface signal declaration appearing in a port list, the default expression defines the default value(s) associated with the interface signal or its subelements. The value, whether implicitly or explicitly provided, is used to determine the Initial contents of drivers, if any, of the interface signal. In other words, the initial value of the driver is the initialized value of its associated port.

[2] The kernel process determine two values for certain signals during any given simulation cycle. The kernel process is the process which performs the actual signal assignment.

1. The driving value: value as source
2. The effective value: Resolved value typically.

These two statements are very significant because improper initializations of ports, particularly by using the default values for interfaces of type Std\_Logic, can cause unexpected simulation results. Figure 4.3 demonstrates the concept of port initialization, as per LRM'93.

It is important to note that there are different interpretations of the LRM by VHDL simulator vendors on how to initialize drivers, signals, and ports at initialization, thus making some code non-portable.




Figure 4.3 Port and Signal Initialization.

Note that a port or signal of type `Std_Logic` initialized to a 'U' can lock the value of that signal to a 'U' when there are more than one driver driving that signal. This is the result of the resolution function which always yields a 'U' when any of the signal involved in the resolution function is a 'U'.

An `OUT` or `INOUT` or `BUFFER` port is a "SOURCE" of data. If such a port is declared, it provides a source of data to signals at the next level of hierarchy whether or not there exist a driver inside its architecture.

## EXERCISES

1. Given the following entity architecture, draw a picture of the various drivers (similar to Figure 4-1). Give a name to each driver.

```

-- Project : ATEP
-- File name : drv2 ea.vhd
-- Title : DRIVERS
-- Description : Test the initial values of drivers
--

-- Revisions :
-- Date : Sat Oct 8 09:56:26 1994
-- Author : cohen
-- Rev A :
-- Revision :
-- Creation :
-- Comments :

library IEEE;
use IEEE.Std_Logic_1164.all;
-- 1164 package

entity A_Nty is
 port
 (A_P : out Std_Logic);
end A_Nty;

architecture A_a of A_Nty is
 signal A_s : Std_Logic := 'Z';
begin -- A_a

 PA1_Lbl : process
 begin -- process PA_Lbl
 wait for 10 us;
 A_s <= '1';
 wait for 20 us;
 A_s <= '0';
 end process PA1_Lbl;

 PA2_Lbl : process
 begin -- process PA_Lbl
 wait for 20 us;
 A_s <= '0';
 wait for 20 us;
 A_s <= '0';
 end process PA2_Lbl;

 PA3_Lbl : process
 begin -- process PA3_Lbl
 A_P <= A_s;
 wait on A_s;
 end process PA3_Lbl;

end A_s;
-- sensitive to change on A_s

```

2. For the above architecture, what are the values of the drivers at time 0 ns, prior to simulation? Provide name of driver and value. What is the value of Signal A\_s and port A\_p.

| ELEMENT | VALUE @ 0 ns |
|---------|--------------|
| A_p     |              |
| A_s     |              |
| Driver  |              |
| Driver  |              |
| Driver  |              |
| Driver  |              |
| Driver  |              |
| Driver  |              |
| Driver  |              |

3. For the above architecture, what is the final value of signal A\_s and port A\_p at 10 us, 20 us, and 30 us?

| ELEMENT | VALUE   |
|---------|---------|
| A_p     | @ 10 us |
| A_s     | @ 10 us |
| A_p     | @ 20 us |
| A_s     | @ 20 us |
| A_p     | @ 30 us |
| A_s     | @ 30 us |

4. Simulate the design, and verify your results. *Note: various simulators may yield different results!*

## 5. VHDL TIMING

This chapter explains how a VHDL simulator interprets timing descriptions. Timing is one of the concepts which makes VHDL different from other programming languages like C, Pascal, or Ada. This chapter introduces definitions of the signal attributes which provide a wealth of timing and value information about signals and ports. The wait statement is explained because of its importance in providing synchronization in processes. The simulation engine from initialization through simulation demonstrates the effects of the wait statement, drivers on signals, and the concepts of delta times. Delta times are often an area of errors and confusion. Guidelines are provided in the design of architectures with delta times. Inertial and transport delays are presented because of their impact in the timing projection of values onto signals.

### 5.1 SIGNAL ATTRIBUTES

Signal attributes are often used as synchronization mechanisms for concurrent statements and as modeling parameters for the creation of models. Three VHDL terms are defined because of their relationship to attributes and timing.

- EVENT:** [1] An event is a change in the current value of a signal, which occurs when the signal is updated with its effective value. Thus if signal S changes from '1' to a '0', or from an 'H' to a 'L', it is considered an event.
- ACTIVE:** [1] A signal is said to be active when it acquires an updated value during a simulation cycle regardless of whether the updated value is the same or different from the previous value. Thus, if signal S is updated from a '1' to a '1', the signal is considered "active" at the update time. Every time a signal becomes active, it is considered a new "transaction".

*Remember!* Every time you get a paycheck it is considered an **ACTIVITY** or a **TRANSACTION**. However, if your check is **DIFFERENT** than the previous paycheck, you may think of it as an **EVENT** (particularly if it is 10 X your normal paycheck).

**3. IMPLICIT SIGNAL:** A signal not declared in the VHDL design, but implicitly declared as the result of the following attributes: 'stable, 'quiet, 'delayed, 'transaction. If any of those attributes are used in a design, then an implicit signal is automatically generated by the simulator. Note that it is an error if implicit signals are read from within a subprogram (see section 7.2.4). Note that attributes which represent a signal can be used as signals, whereas attributes which return a function can only use the returned value. The following examples demonstrates this concept:








- if Clk'event then  -- 'event is a function
- wait until Clk'event and Clk = '1';  -- 'event is a function
- wait on Clk'event;  -- 'event is NOT a signal
- wait on Data'transaction  -- 'transaction is a signal
- if Data'transaction then  -- 'transaction is not a function
- if Data'transaction'event then  -- 'event is a function
- (equivalent to Data'active)

Table 5.1 provides a summary of the VHDL signal attributes, with an explanation about their operation and typical usage.

Table 5.1 Summary of the VHDL Signal Attributes

|               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S'event       | Function returning a Boolean which identifies if signal S has a new value assigned onto this signal (i.e. value is different that last value).<br>if Clk'event then ... -- if Clk just changed in value then ...<br>wait until Clk'event and Clk = '1'; -- rising edge of clock                                                                                                                                                                                                                                                                                                                                                                                                          |
| S'active      | Function returning a Boolean which identifies if signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT.<br>if Data'active then ... -- New assignment of Data -- ☺<br>wait on Data'active; -- ☹<br>wait until Data'active; -- ☺                                                                                                                                                                                                                                                                                                                                                                                                        |
| S'transaction | Implicit signal of type bit which is created for signal S when it S'transaction is used in the code. This implicit signal is NOT declared since it is implicitly defined. [1] This signal toggles in value (between '0' and '1') when signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT. The user should NOT rely on its VALUE.<br>-- Process resumes when ReceiveData gets a new signal<br>-- assignment of same or different value.<br>wait on ReceivedData'transaction;                                                                                                                                                        |
| S'delayed(T)  | Implicit signal of the same base type as S. It represents the value of signal S delayed by a time Tn. Thus, [1] the value of S'delayed(T) at time Tn is always equal to the value of S at time Tn-t. For example, the value of S'delayed(5 ns) at time 1000 ns is the value of S at time 995 ns. Note if time is omitted, it defaults to 0 ns.<br>Subtype BV2_Typ is Bit_Vector(1 to 2);<br>...<br>wait on Data'transaction; <br>case BV2_Typ(Data'Delayed & Data) is<br>when "X0" => ... -- from X to 0 transition<br>when "10" => ... -- from 1 to 0 transition<br>when others => ... --<br>end case; |
| S'stable(T)   | Implicit signal of Boolean type. [1] This implicit signal has the value TRUE when an event (change in value) has NOT occurred on signal S for T time units, and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.<br>if Data'stable(40 ns) then -- met set up time                                                                                                                                                                                                                                                                                                                                                                                                     |
| S'quiet(T)    | Implicit signal of Boolean type. [1] This implicit signal has the value TRUE when the signal has been quiet (i.e. no activity or signal assignment) for T time units, and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.<br>if Data'quiet(40 ns) then -- Really quiet, not even an assignment of -- the same value during the last T time units                                                                                                                                                                                                                                                                                                                     |

|               |                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S'last_event  | Function returning the [1] amount of time that has elapsed since the last event (change in value) occurred on signal S. If there was no previous event, it returns Time'high (The maximum value for time).<br>variable TsinceLastEvent : time;<br>--<br>TsinceLastEvent := Data'last_event;                                                                                                                                                                   |
| S'last_active | Function returning the [1] amount of time that has elapsed since the last activity (assignment) occurred on signal S. If there was no previous event, it returns Time'high.<br>variable TsinceLastEvent : time;<br>--<br>TsinceLastEvent := Data'last_active;                                                                                                                                                                                                 |
| S'last_value  | Function [1] returning the previous value of S, immediately before the last change of S. The return type is the base type of S.<br>Subtype BV2_Typ is bit_Vector(1 to 2);<br>Data at last change & Data at current time<br>...<br>wait on Data'transaction;<br>case BV2_Typ(Data'last_value & Data) is -- Data @ last value<br>when "X0" => ... -- from X to 0 transition<br>when "10" => ... -- from 1 to 0 transition<br>when others => ... --<br>end case; |

**ATTN** If possible, avoid the use of implicit signals defined through the use of the attributes 'transaction, 'delayed, 'stable, 'quiet. Attempt to use timing attributes with function calls instead.

**Rationale:** Signals are expensive in simulation.

If a composite (array or record) signal is resolved, then a change to one element causes an activity on the whole composite. However, if a composite (array or record) signal is non-resolved, then a change to one element causes an activity on the element of the composite, but not on the whole composite. This issue is related to a concept called atomicity which states that any signal associated with a resolution function is atomic. In addition, any scalar signal, with or without a resolution function, is also atomic. A composite signal is a collection of atomic signals.

Figure 5.1-1 represents a model which makes use of timing attributes to verify setup and hold time of a data signal with respect to a clock signal. Figure 5.1-2 represents the simulation outputs using Model Technology V-System tools.

```

architecture SetHold_a of SetHold_Nty is
 signal D_s : Std_Logic := '0';
 signal Clk_s : Std_Logic := '0';
begin
 -- SetHold_a
 Process: ClockGen_Lbl
 -- Purpose: Generates clock pulses
 ClockGen_Lbl : process
 begin
 -- process ClockGen_Lbl
 Clk_s <= not Clk_s;
 wait for 50 ns;
 end process ClockGen_Lbl;

 Process: MakeD_Change_Lbl
 -- Purpose: Cause D_s to change in value to test setup and Hold
 MakeD_Change_Lbl : process
 begin
 -- process MakeD_Change_Lbl
 D_s <= '0' after 1 ns, -- assignment of different values at
 '1' after 80 ns, -- different times.
 '0' after 120 ns,
 '1' after 195 ns,
 '0' after 202 ns;
 wait for 300 ns;
 end process MakeD_Change_Lbl;

 Process: SetHoldCheck_Lbl
 -- Purpose: Provides the setup and hold checks
 Inputs:
 D_s and Clk_s
 -- Process is sensitive to a change on D_s or Clk_s.
 -- Thus, process "fires" on an event on either D_s or Clk_s.
 -- Once fired, process executes until the end, then
 -- it wait for another event on either of those two signals.
 Outputs:
 Annunciation of error on transcript window.
 SetHoldCheck_Lbl : process (D_s, Clk_s)
 use Std.TextIO.all; -- localized to this process only
 constant SetupTime_c : time := 10 ns;
 constant HoldTime_c : time := 5 ns;
 variable Violation_v : boolean;
 variable ErrorSet_v : string(1 to 7);
 variable ErrorHld_v : string(1 to 7);
 variable ISetError_v : boolean := false;
 variable IHoldError_v : boolean := false;
 variable OutLine : TextIO.Line;
end architecture SetHold_a;

```

```

begin
 -- CLK
 -- D_s
 --
 -- last_value needed if signal Clk
 -- is of type Std_Logic and Clk
 -- could transition from 'H' to 'L'
 -- or from 'L' to 'H'
 --
 -- Check rising edge of clock
 -- This model demonstrates the use of attributes, and checks
 -- that the clock went from a '0' to '1'. If the clock is
 -- guaranteed to always transition between '1' and '0', then
 -- the check of "Clk_s'last_value = '0'" is not necessary.
 -- if Clk_s'event and Clk_s = '1' and Clk_s'last_value = '0', then
 -- Check setup time
 Violation_v := D_s'last_event < SetupTime_c;
 if Violation_v then
 ErrorSet_v := " Setup";
 IssetError_v := true;
 end if;
 --
 -- Check Hold violation
 -- When data transitions, check if clock to a '1'
 -- if D_s'event and Clk_s'last_value = '0', then
 Violation_v := Clk_s'last_event < holdTime_c;
 if violation_v then
 ErrorHld_v := " Hold";
 IsHldError_v := true;
 end if;
 --
 -- Error reporting, Setup
 if IssetError_v then
 IssetError_v := false;
 TextIO.Write(Outline, now); -- now is a predefined function returning time
 TextIO.Write(Outline, ErrorSet_v);
 TextIO.Write(Outline, string'(" time violation on "));
 TextIO.Write(Outline, string'(" signal D_s by "));
 TextIO.Write(Outline, string'(SetupTime_c - D_s'last_event));
 TextIO.WriteLine(Outline);
 end if;
 --
 -- Error reporting, Hold
 if IsHldError_v then
 IsHldError_v := false;
 TextIO.Write(Outline, now);
 TextIO.Write(Outline, ErrorHld_v);
 TextIO.Write(Outline, string'(" time violation on "));
 TextIO.Write(Outline, string'(" signal D_s by "));
 TextIO.WriteLine(Outline, HoldTime_c - Clk_s'Last_event);
 TextIO.WriteLine(Outline);
 end if;
end process SetHoldCheck_Lbl;
end SetHold_e;

```

Figure 5.1-1 Setup and Hold Model, ch5\_dir\sethold.vhd




Figure 5.1-2 Setup and Hold Model Simulation Outputs

5.2 THE "WAIT" STATEMENT

The wait statement is a sequential statement in a process or a procedure (sequential or concurrent (see chapter 6)) and [!] causes the suspension of a process statement or a procedure. The syntax is as follows:

```

wait_statement ::=
wait [sensitivity_clause] [condition_clause] [timeout_clause];
-- for time_expression
-- until condition
-- boolean_expression
-- on sensitivity_list
-- signal_name, (signal_name)

```

Figure 5.1-1 Setup and Hold Model, ch5\_dir\sethold.vhd

The wait statement is the synchronization scheme for all concurrent statements. When a process encounters a wait statement, whether it is an explicit or implicit wait (e.g. process with a sensitivity clause), the process gets suspended until the condition to wake up the process occurs. Each of the variations of the wait statement, and its implications is described in the sections below.

### 5.2.1 Delta Time

One of the requirements of simulation is order independence for each of the concurrent statements. Thus, if a signal is inverted by process "A" in zero time from a '0' to '1', and that signal is read by process "B" at that same instant of time, it is imperative that process "B" reads the old, uninverted value of '0'. This is regardless whether process "A" or process "B" was first executed in the host environment (executing sequentially). To achieve this goal, the simulator tags that signal for an update when ALL the current processes have completed execution for the current time period. This time is called a delta time. When the simulator tags that signal for an update, it does not perform the update immediately, but rather remembers the value to be updated. Thus, if process "A" is executed before process "B", the signal in question (of current value '0') is tagged for update to a '1' when all the processes are completed in the current time period (i.e. in 1 delta time). When process "B" is then executed, it reads the value of that signal which is still at '0'. When the simulator has no more work in the current time, simulation time advances to the next time a task must be performed. In this example, this new simulation time is one delta time, since the signal must be updated to a '1'.

In summary, if a signal assignment is made is 0 ns, then the next simulation time is at one delta time from the current time. A delta time is an infinitesimal amount of time that represents a time greater than zero, but is zero when added to a discrete amount of time. Thus if a signal assignment is made at time "105 ns + 3 delta time" with a discrete delay of 1 ns (e.g. SomeSignal <= Value after 1 ns.), the new value of the signal is posted at 105 ns + 1 ns + 0 delta time. This is because 3 \* 1 delta time = 0 ns. The concept of delta time is re-examined in section 5.4, the simulation engine.

### 5.2.2 wait on sensitivity\_list

The "wait on sensitivity\_list" suspends a process until the occurrence of another event on one of the signals in the sensitivity list. Thus, the process with a "wait on S1, S2," will be suspended until an event (i.e. a change in value) occurs on either S1 or S2. If it is desired to wait until a new transaction (or update) of a signal, one could use the wait on S'transaction statement,

### 5.2.3 wait until condition

The "wait until condition" suspends the process until the condition following the "until" is satisfied. If there is NO sensitivity list in the wait until clause, then there is an IMPLICIT sensitivity list on ALL the SIGNALS expressed in the condition clause. Thus, the statement:

```
wait until Clk = '1';
```

causes the process to have an implicit sensitivity to CLK. The above statement is equivalent to:

```
wait on Clk until Clk = '1';
```

The process will then be suspended until an event occurs on Clk. If an event occurs, the process checks that CLK = '1', and will resume if the condition matches, else it will be suspended again.

The next two statements are equivalent because both statements have an implied "wait on CLK" which represents a Clk'event.

```
wait until Clk'event and Clk = '1'; -- statement #1
wait until Clk = '1'; -- statement #2
```

Thus, the "Clk'event" in statement #1 is redundant. It also slows down the simulator to a minor extent because when an event occurs on signal CLK, the simulator must perform the and of Clk'event with Clk = '1'. This and function is not necessary in statement #2. However, statement #1 is more explicit than statement #2 and represents the "classical" way of defining a rising edge of a clock for synthesis. Some synthesis tools require the clock form with the 'event. This book uses the classical definition of a rising edge of a clock. The reader may choose statement #2 style without any ill effects, particularly if his synthesizer tool can accept this type of clock template.

The following examples demonstrates the use of the wait until statement with signal and variables in the Boolean expression:

```
...
signal Data_s : Bit_Vector(1 to 4);
signal Enable_s : boolean;
Xyz_Lbl: process
variable MyVar_v : integer;
begin
wait until Data_s = "1011" and Enable_s and MyVar_v < 30;
```

This process wakes up when an event occurs on Data\_s or Enable\_s. After it wakes up, the process checks the condition (Data\_s = "1011" and Enable\_s and My\_Var < 30). If this condition is true, the process resumes, else it gets suspended again.

Note that the following statement is always suspended because there is not implicit signal to wake it up.

```
wait until MyVar_v < 30; -- MyVar_v is a variable
```

An example which demonstrates the incorrect use of a wait until clause which suspends a process indefinitely is shown in Figure 5.2.3



```

Test_Lbl : process
begin
 -- process Test_Lbl
 wait until true;
 assert false
 report "This message will never occur"
 severity note;
end process Test_Lbl;
end Wait_a;

```

☞ The process never resumes because it is waiting for an event on a signal defined in the condition clause. This condition clause has no signal!

Figure 5.2.3 Incorrect Use of a "wait until" which Suspends a Process Indefinitely, ch5\_dir\wait1.vhd

Consider the following variation to the wait until statement:

```
wait on Enable_s until Data_s = "1011" and Enable_s and MyVar_v < 30;
```

This statement with the sensitivity clause will be suspended until an event occurs on Enable\_s ONLY (thus an event on Data\_s is ignored). Once the process awakes, it will then check that the condition after the until clause is true. If it is, the process will resume, else, it will be suspended. This is VERY DIFFERENT than the previous statement (wait until Data\_s = "1011" and Enable\_s and My\_Var < 30;)

Once the sensitivity clause is explicitly defined, the implicit sensitivity signals, in the wait until clause, are lost.

### 5.2.4 wait for time\_expression

The "wait for time\_expression" statement suspends a process until the elapsed time in the time expression. Thus, the statement "wait for 50 ns," suspends a process for 50 ns. The process resumes unconditionally afterward. The statement

```
wait until Data_s = "1011" and Enable_s and My_Var < 30 for 100 ns;
```

suspends the process until either of the following condition occurs:

1. Event occurs on either Data\_s or Enable\_s signals and the condition Data\_s = "1011" and Enable\_s and My\_Var < 30 is true
2. 100 ns has elapsed.

Thus the process resumes if either condition 1 or condition 2 discussed above has occurred.

The "wait for 0 ns," statement causes the process to be suspended for 1 delta time, thus allowing signals assignments made in the current process to propagate. See Section 5.5 for guidelines on wait for 0 ns.

Table 5.2.4 provides a summary of sample wait expressions with their implied sensitivity list, conditions tested upon activation, and timeout time once activated.

Table 5.2.4 Summary of Sample Wait Expressions

| STATEMENT                                 | SENSITIVITY LIST                      | CONDITION               | TIMEOUT    |
|-------------------------------------------|---------------------------------------|-------------------------|------------|
| wait;                                     | none**                                | true                    | time'high  |
| wait on S1, S2;                           | S1, S2                                | true                    | time'high  |
| wait until Clk'event;                     | Clk                                   | Clk'event               | time'high  |
| wait until Clk'event and Clk = '1';       | Clk                                   | Clk'event and Clk = '1' | time'high  |
| wait on S1 until CLK = '1';               | S1                                    | Clk = '1'               | time'high  |
| wait on S2 for 100 ns;                    | S2                                    | true                    | 100 ns     |
| wait on S1, S2 until Clk = '1' for 10 ns; | S1, S2                                | Clk = '1'               | 10 ns      |
| wait on CLK for VAR * 1 ns;               | Clk                                   | true                    | Var * 1 ns |
| wait on S1 until VAR = 10;                | S1                                    | VAR = 10                | time'high  |
| wait until VAR = 10;                      | none**                                | VAR = 10                | time'high  |
| wait on S1'transaction;                   | S1'transaction                        | true                    | time'high  |
| wait for 100 ns;                          | none                                  | true                    | 100 ns     |
| wait on S1'event; -- *                    | ERROR<br>(S1'event is not a signal.)  | true                    | time'high  |
| wait on S1'active; -- *                   | ERROR<br>(S1'active is not a signal.) | true                    | time'high  |
| wait on S1'delayed(100 ns)                | S1'delayed (100 ns)                   | true                    | time'high  |
| wait on S1'delayed(100 ns)'transaction    | S1'delayed (100 ns)'transaction       | true                    | time'high  |

\*\* Process never wakes up because there is no signal in sensitivity list

☞ In a process, avoid loops or branches when the loop or the branch is not broken with a wait statement. For example (also stored in file "ch5\_dir\badloop.vhd):

```

Bad_Lbl: process
if Reset = '1', A_s <= '0', Process gets
restarted immediately without suspension.
Time never advances.
A_s <= '0';
else
BadLoop_Lbl: while (Enable_s = '1') loop
wait until clk = '1';
end loop BadLoop_Lbl;
end if;
-- wait until clk = '1';
end process Bad_Lbl;

```

☞ if Reset = '0' and Enable\_s = '0' then process gets restarted immediately without suspension. Time never advances.

☞ The FIX. A wait statement is needed here (Shown here commented out to emphasize problem)

Rationale: The code tends to compile correctly, but will hang the simulator if the path without the wait statement is taken.

### 5.3 SIMULATION ENGINE

The simulation engine from initialization through simulation is first examined through the example shown in Figure 5.3-1. This demonstrates the effects of drivers on signals, and the concepts of delta time.




Figure 5.3-1 Effects of Drivers on Signals, ch4\_dir\timing.vhd

Since there are two separate signal assignments in process P1, two drivers are created. One driver for signal assignment S2 named P1\_S2, and one driver for signal assignment S1 named P1\_S1. Similarly, since process P2 has one signal assignment, driver P2\_S1 is created. At elaboration, those drivers take the value of the initial value of the signals they are connected to, or '0' in this case since S1 and S2 are initialized to '0'.

At initialization, every process is executed until it is suspended. Specifically,

1. Process P1 is suspended IMMEDIATELY upon entry because of the "wait for 10000 ns" statement. This process is thus scheduled to be resumed at time 10 us. This scheduling is demonstrated in Figure 5.3-3 in the line labeled "NEXT EVENT TIME QUEUE", or the event queue.
  2. Process P2 is also executed at initialization, and schedules an assignment of the "not of the current value of S1" onto S1 after 1 ns. This assignment is demonstrated in the figure under "signal driver P2\_S1" or signal driver queue which shows the driving values of the signal at various time units.
- After initialization, simulation is started and time is reset to 0 ns. At the current simulation time, the values of the drivers for each of the resolved signals are resolved (i.e. evaluated) to determine the signal value. At time 0 ns, P1\_S1 drives a '0', and P2\_S1 drives a '0', thus the signal value is resolved to a '0'. Since no process is scheduled to be executed at time 0, time progress to the NEXT time an activity is scheduled. This time is 1 ns.

At time 1 ns, driver P2\_S1 takes on the assigned value stored in the signal driver queue (P2\_S1 becomes a '1'). The drivers for signal S1 resolve to an 'X' because P1\_S1 drives a '0' while P2\_S1 drives a '1'. Driver P2\_S1 is the sole driver with a value of '0'.

Time then progresses to the next activity in the event queue, which is 10 us. Process P1 resumes because of the expiration of the wait for 10000 ns, and assigns a '1' to driver P2\_S2 after 0 ns + 1 delta time, and assigns a '1' to P2\_S1 after 0 ns + 1 delta time. The 1 delta time is necessary because the simulator needs to retain the current value of the drivers (to maintain process order independence). If the values of those drivers were to change instantly, then the process that was executed first by the simulation engine will modify the value of the drivers, and other processes which depend on the values of the signals will see a different value. This creates a great hazard since the simulation engine must maintain order independence. The delta time concept solves this problem because delta time is another time, beyond the current time.

At time 10 us + 1 delta time, S2 changes value, thus creating an event on S2. Since process P2 is sensitive to S2, process P2 executes and assigns on the P2\_S1 driver a value of '0' at time 10 us + 1 ns. Note that even though current time is 10 us + 1 delta, an assignment of a signal at discrete time delay wipes out all the delta times from the equation since delta time have a net value of 0. Thus:

$$10000 \text{ ns} + 1 \text{ delta} + 1 \text{ ns} = 10,001 \text{ ns (with NO delta time).}$$

Figure 5.3-2 represents the simulation "list" file for this model.

| ns    | delta | s1 | s2 |
|-------|-------|----|----|
| 0     | +0    | 0  | 0  |
| 1     | +0    | X  | 0  |
| 10000 | +1    | 1  | 1  |
| 10001 | +0    | X  | 1  |

Figure 5.3-2 Simulation "List" File for Timing Model




Figure 5.3-3 Timing for Architecture "Timing\_a" of Entity "Timing\_Nty"

5.4 MODELING WITH DELTA TIME DELAYS

Consider the modeling of circuit shown in Figure 5.4-1, assuming an ideal flip-flop with 0 ns delay. Assume that in this circuit Din2 is synchronous, and a change in signal Din2 can occur at the same time as Q.




Figure 5.4-1 Modeling of Flip-Flop Followed by an "And" Gate Function

Four modeling approaches are explored in this chapter because they reflect different modeling styles.

5.4.1 Wait for 0 ns Method

This style uses a "wait for 0 ns," statement to allow a signal to propagate or be updated onto the timing queue. This approach is demonstrated in Figure 5.4.1.

**AVOID** Avoid the use of "wait for 0 ns," statement to solve signal propagation through delta times

**Rationale:** 1) "Wait for 0 ns;" is not synthesizable. 2) Many signals in an architecture change in value after several delta times, thus the number of "wait for 0 ns;" statements must be tuned to the number of delta times. This represents a practice that is difficult to control and becomes difficult to maintain. For example, in Figure 5.4-1 if Zout was Ored with a third input Din3, then another "wait for 0 ns;" statement would be required to allow Zout signal to propagate.

```

architecture Wait0_a of Wait0a_Nty is
 signal Din1_s : bit := '0'; -- Input 1
 signal Din2_s : bit := '0'; -- Input 2
 signal Zout1_s : bit := '0'; -- Output for option 1
 signal Clk_s : bit := '0'; -- Clock
 signal Q1_s : bit := '0'; -- Q1 Flip-flop, option 1
begin
 -- Wait0_a
 -- Process: Demonstration of use of wait for 0 ns
 -- Purpose: Circuit defined in a single process.
 -- ** AVOID THIS APPROACH **
 Circuit1_Lbl : process
 begin
 -- process Circuit1_Lbl
 wait until Clk_s'event and Clk_s = '1'; -- rising edge of Clk_s
 Q1_s <= Din1_s; -- default time = 0 ns
 wait for 0 ns; -- Wait for Q to propagate
 Zout1_s <= Q1_s and Din2_s;
 end process Circuit1_Lbl;
end Wait0_a;

```

Figure 5.4.1 Wait for 0 ns Model, ch5\_dir\wait0a.vhd

5.4.2 Concurrent Statements Method

This method uses multiple concurrent statements sensitive to changing signals, thus avoiding the need for "wait for 0 ns;" statements. The disadvantage to this method is the multiplicity of concurrent statements, causing the design to be more structural than behavioral. Figure 5.4.2 demonstrates this concept for the design shown in Figure 5.4.1.

```

architecture Wait0b_a of Wait0b_Nty is
 signal Din1_s : bit := '0'; -- Input 1
 signal Din2_s : bit := '0'; -- Input 2
 signal Zout1_s : bit := '0'; -- Output for option 1
 signal Clk_s : bit := '0'; -- Clock
 signal Q1_s : bit := '0'; -- Q1 Flip-flop, option 1
begin
 -- Wait0b_a
 -- 2 separate processes to accomplish same thing.
 -- ** GOOD APPROACH FOR SYNTHESIS **
 Circuit2a_Lbl : process
 begin
 -- process Circuit2a_Lbl
 wait until Clk_s'event and Clk_s = '1'; -- rising edge of Clk_s
 Q1_s <= Din1_s;
 end process Circuit2a_Lbl;

 -- Process is sensitive to change on Q1_s and Din1_s
 Circuit1b_Lbl : process (Q1_s, Din1_s)
 begin
 -- process Circuit1b_Lbl
 Zout1_s <= Q1_s and Din2_s;
 end process Circuit1b_Lbl;
end Wait0b_a;

```

Figure 5.4.2 Concurrent Statements Method, ch5\_dir\wait0b.vhd

5.4.3 Use of Variables Method

This method is very useful in defining behavioral models using few processes, and relying on variables to emulate the storage elements (e.g. registers). Unfortunately, this method MAY NOT NECESSARILY BE SYNTHESIZABLE. Some vendors have some very specific rules about when variables can be read and written. Since there is no commonality about those rules, the reader is encouraged to understand from the synthesizer vendor's documentation the variables rules. Figure 5.4.3 demonstrates this concept for the design shown in Figure 5.4-1.

```

architecture Wait0c_a of Wait0c_Nty is
 signal Din1_s : bit := '0'; -- Input 1
 signal Din2_s : bit := '0'; -- Input 2
 signal Zout1_s : bit := '0'; -- Output for option 1
 signal Clk_s : bit := '0'; -- Clock
begin
 -- Wait0c_a
 -- Process: Wait0_Lbl
 -- Purpose: Demonstrate use of a variable to avoid wait for 0 ns.
 -- Reset of FF is not used here, but should be included
 -- when designing synthesizable hardware.
 Wait0_Lbl : process(Clk_s, Din1_s, Din2_s)
 variable Q_v : bit; -- FF holding the Q output.
 begin
 -- process Wait0_Lbl
 if Clk_s'event and Clk_s = '1' then
 -- implied register in variable because variable is in a
 -- clocked process and variable is read before it is modified
 -- (i.e. old registered value is used).
 Zout1_s <= Q_v and Din2_s;
 Q_v := Din1_s; -- Q_v FF is updated
 end if;

 -- NOTE: The next statement is good VHDL, but generates
 -- code which is NOT NECESSARILY SYNTHESIZABLE because
 -- some synthesizers do allow the reading of a variable if that
 -- variable is assigned a value inside a clocked process.
 Zout1_s <= Q_v and Din2_s;
 end process Wait0_Lbl;
end Wait0c_a;

```

Figure 5.4.3 Variables in Process, ch5\_dir\wait0c.vhd

5.4.4 VITAL Tables

VHDL Initiative Toward ASIC Libraries (VITAL) provides a set of packages and a methodology to easily define state machines. Code developed in VITAL is currently not synthesizable, but can be very concise because of the use of predefined tables. VITAL is briefly explained in chapter 12.

## 5.5 INERTIAL / TRANSPORT DELAY

[1] *Inertial delay is a delay model used for switching circuits. Thus, a pulse whose duration is shorter than the switching time of the circuit will not be transmitted. Inertial delay is the default mode for signal assignment statements.*

[1] *Transport delay is an optional delay for signal assignment. Transport delay is characteristic of hardware devices (such as transmission lines) that exhibit infinite frequency response: any pulse is transmitted, no matter how short its duration.*

In the circuit shown in Figure 5.5, a pulse with a width of less than the RC time constant will not be seen at the output. This delay is called inertial delay with a reject of pulses less than or equal to the RC time constant.




Figure 5.5 Circuit Exhibiting Inertial Delay with Pulse Rejection

## 5.5.1 Simulation Engine Handling of Inertial Delay

### 5.5.1.1 Simple View

Each signal driver queue maintains a list of the driver values at specific time units. When an inertial signal assignment is made, all driver values in the queue past the current time are deleted. All old transactions are deleted.

*Helpful Reminder!* Inertial delay is like the army, **LAST COMMAND** from commander GOES, **ALL** previous commands from commander are forgotten.

### 5.5.1.2 Updating Projected Waveforms per LRM 8.4.1

The syntax for a target assignment is:

```
signal_assignment_statement ::=
 [label:] target <=
 [delay_mechanism] waveform;
 delay_mechanism ::=
 transport
 | reject [time_expression] inertial
 waveform ::=
 waveform_element { , waveform_element }
 waveform_element ::=
 value_expression [after time_expression]
 | null [after time_expression]
```

**⚠** Avoid using the null in the waveform element. Use the value 'Z' from package IEEE.Std\_Logic\_1164 for type Std\_Logic or Std\_Logic\_Vector.

*Rationale: The null form of the waveform element is used to specify that the driver of the signal is to be turned off so that it stops contributing to the value of the target. However, package IEEE.Std\_Logic\_1164 provides in type Std\_Logic and Std\_Logic\_Vector the enumerated element 'Z' which the resolution function resolves to a tri-state, or no contribution. This form is more consistent with methodologies using this package.*

Figure 5.5.1.2-1 is a VHDL code demonstrating the three ways that waves can be projected in time.

```
architecture Wave_a of Wave_Nty is
 signal S1 : natural;
 signal S2 : natural;
 signal S3 : natural;
begin -- Wave_a

 Demo_Lbl : process
 begin -- process Demo_Lbl
 S1 <= 10 after 4 ns,
 1 after 8 ns,
 2 after 15 ns,
 100 after 100 ns;

 S2 <= 2 after 18 ns,
 25 after 25 ns,
 65 after 65 ns;

 S3 <= transport 10 after 4 ns,
 1 after 8 ns,
 2 after 15 ns,
 100 after 100 ns;

 S2 <= transport 2 after 18 ns,
 25 after 25 ns,
 65 after 65 ns;

 S3 <= reject 12 ns inertial 10 after 4 ns,
 1 after 8 ns,
 2 after 15 ns,
 100 after 100 ns;
```

```
S3 <= reject 5 ns inertial 3 after 18 ns,
 25 after 25 ns,
 65 after 65 ns;
```

```
wait;
end process Demo_Lbl;
end Wave_3;
```


| Simulation results |          | Transport Reject |    |  |
|--------------------|----------|------------------|----|--|
|                    | Inertial | s2               | s3 |  |
| ns delta           | 0        | 0                | 0  |  |
| 4 +0               | 0        | 10               | 10 |  |
| 8 +0               | 0        | 1                | 1  |  |
| 15 +0              | 2        | 2                | 1  |  |
| 18 +0              | 2        | 2                | 3  |  |
| 25 +0              | 25       | 25               | 25 |  |
| 65 +0              | 65       | 65               | 65 |  |

Figure 5.5.1.2-1 VHDL Code Projected Output Example and List Simulation Results, ch5\_dirwave\_ea.vhd

The following discussion presents a timeline of the projected waveforms for the code shown in Figure 5.5.1.2-1, and explains how VHDL rules are applied to predict the projected waveforms. The syntax used for the diagrams are as follows:


- " represents a value in the first waveform projection.
- " represents a canceled value in the waveform projection.
- " represents a new value in the waveform projection (the second projection)

The first value projections for signals S1, S2, and S3 are as follows:




The update for a projected output waveform is as follows:


1. For any of the delay mechanism, [1] all old transactions after the time of the first new transaction are deleted. The second projection has a first new assignment at time 18 ns from the current time. Thus, all previous projections after time 18 ns from the current time are deleted (shown with cross and a "D1" (for Delete #1)). Thus, S1, S2, and S3 will have the following timeline (Updated values are not done yet)




2. [1] The new transactions are appended and marked. Thus, S1, S2, and S3 will have the following timeline.



3. [1] For inertial delay, any old transaction that precedes a marked transaction and is of the same value as the first new transaction is kept. This step is recursive until either there are no more old transactions, or the value of the old transaction is different that the first marked transaction. All other old transactions are deleted (shown with cross and a "D2"). For transport delay, this step is not performed. Thus, signal S1 will be marked as shown since it is inertial. Signal S2 would be the same as shown in the previous step.



4. For reject - inertial delay, any old transaction that precedes a marked transaction and is of value as the first new transaction is kept. This step is recursive until either there are no more old transactions, or the value of the old transaction is different that the first marked transaction. In addition, any old transaction that falls within the reject region is deleted (shown with cross and a "D3"). The reject region is the time zone from between the current time, and current time less the reject time expression (negative time zones are ignored). Thus, signal S3 will be marked as shown since it reject - inertial.









```

entity_statement_part ::=
 (entity_statement)
generic_clause ::=
 generic (generic_list);
generic_list ::= generic_interface_list
generic_map_aspect ::=
 generic map (generic_association_list)
port_clause ::=
 port (port_list);
port_list ::= port_interface_list
port_interface_list ::=
 identifier_list ; mode subtype_indication
 ::= static_expression]

```

[1] A passive process is a process statement where neither the process itself, nor any procedure of which the process is a parent, contains a signal assignment statement. Figure 6.1-1 represents an example of legal declarations in an entity. Figure 6.1-2 demonstrates the scope of the visibility rules.



1. If the subtype of a port interface is an array (e.g. Std.Bit\_Vector or IEEE.Std\_Logic\_Vector), and if it is desired to create a component that is "universal" (i.e. independent of vector width) then AVOID constraining the size of the array in the port interface list.
2. If the subtype of a port interface is an array, and if either the design is a synthesizable design or the size of the array is known with little likelihood of change, then use a fixed size for the array size definition. Use a predefined subtype to define the array range. Generics may be used to allow flexibility in the width of the array (see synthesis rules, chapter 11).

*Rationale: 1. Unconstrained arrays are more "universal" in defining the port interface type for arrays. In addition, they create model which require much less effort on verifying the validity of all possible array lengths. However caution must be used when handling those ports. The architecture must use attributes to determine the size of the arrays. The architecture must typically use internal signals to represent the port interfaces. The direction and bound for those signals are defined in the declaration of those internal signals. Concurrent signal assignments are necessary to connect the internal signals to the ports. The size of the ports are automatically determined when the component is instantiated and actual parameters are associated with formal parameters.*

2. Using predefined subtypes facilitates the use of attributes and the definition of ranges in loop constructs.

Figure 6.1-3 demonstrates the declaration and architectural coding style of a component with unconstrained arrays.

These statements allow the access to all of the declarations defined in Std\_Logic\_1164 package located in library IEEE. This package becomes visible by ALL architectures of this entity.

```

library IEEE;
use IEEE.Std_Logic_1164.all;

entity NtyDemo_NTY is
 generic (MaxCount_g:
 natural := 10;
 time := 100 ns);
 port (CLK: in Std_Logic_Vector(31 downto 0);
 Data: in Std_Logic;
 ResetF: in Std_Logic;
 Count: in Std_Logic;
 TC: out Std_Logic);
 type States_Typ is (Idle, Ready, Running, Blocked);
 constant Limit_c: natural := 16;
 -- --
 alias OpCode_p: Std_Logic_vector(7 downto 0) is Data(31 downto 24);
 alias Source_p: Std_Logic_vector(3 downto 0) is Data(23 downto 20);
 alias Dest_p: Std_Logic_vector(3 downto 0) is Data(19 downto 16);
 alias Data16_p: Std_Logic_vector(15 downto 0) is Data(15 downto 0);

 use std.TextIO.all;
 use std.TextIO;
 file Error_f: TextIO.Text is out "error.rpt";
 file Instr_f: TextIO.Text is in "instr.ctt";

 signal TermCount_s: Std_Logic;
 signal Flag_s: Std_Logic;

begin
 assert not OpCode_p = "11111111"
 report "Illegal Operation Code"
 severity warning;

 assert false
 report "Model for a XYZ Counter"
 severity note;
end NtyDemo_NTY;

```

Organize the port list by mode (in, out) and then by function or sorted alphabetically.

This entity\_declarative\_part is visible by ALL architectures of this entity. In general, it is best to limit the scope of visibility to where objects are used

Even though legal, local signal declarations here are not recommended

This type of error monitoring is usually done by an external monitor entity/architecture with processes because it tends to be complex.

This message is displayed ONLY at the beginning of a simulation for every architecture using this entity. Recommended only for designs where the message is desired prior to simulation.

Figure 6.1-1 Example of Legal Entity Declarations, ch6\_dir\entity\_e.vhd




Figure 6.1-2 Scope of Visibility Rules.

```

entity Invert_nty is
 generic (Width_g:
 natural := 16); -- not used in this example
 port (In_p : in
 Bit_Vector;
 Out_p : out
 Bit_Vector);
end Invert_nty;

architecture Invert_a of Invert_Nty is
 signal Out_s : Bit_Vector(Out_p'length - 1 downto 0);
 signal In_s : Bit_Vector(In_p'length - 1 downto 0);
begin -- Invert_a
 -- Process: If MSB of In_s = '1' then invert all remaining bits else
 -- Purpose: Set MSB, and reset remaining bits to '0'
 Special_Lbl : process (In_s)
 begin -- process Special_Lbl
 if (In_s(In_s'left) = '1') then
 Out_s <= In_s(In_s'left) & not In_s(In_s'left - 1 downto 0);
 else
 Out_s(In_s'left) <= not In_s(In_s'left);
 Bits_Lbl : for Bit_i in In_s'left - 1 downto 0 loop
 Out_s(Bit_i) <= '0';
 end loop Bits_Lbl;
 -- Out_s(In_s'left - 1 downto 0) <= (others => '0');
 end if;
 and process Special_Lbl;
 end process Special_Lbl;

 Out_p <= Out_s; -- Concurrent statements
end Invert_a;

-- TEST BENCH Demonstrating component instantiation, and
-- implicit definition of length of bit vector.
entity TB_nty is
end TB_nty;

architecture TB_a of TB_Nty is
 component Invert_nty
 port(
 In_p : in
 Bit_Vector;
 Out_p : out
 Bit_Vector
);
end component;
 signal In_p : Bit_Vector(7 downto 0);
 signal Out_p : Bit_Vector(7 downto 0);
begin -- TB_a
 U1_Invert_nty: Invert_nty
 port map (
 In_p => In_p,
 Out_p => Out_p
);

 In_p <= X"01",
 X"85" after 100 ns,
 X"05" after 200 ns,
 X"E1" after 300 ns;
end TB_a;

```

**entity Invert\_nty is**  
**generic (Width\_g:**  
**natural := 16); -- not used in this example**  
**port (In\_p : in**  
**Bit\_Vector;**  
**Out\_p : out**  
**Bit\_Vector);**  
**end Invert\_nty;**

**architecture Invert\_a of Invert\_Nty is**  
**signal Out\_s : Bit\_Vector(Out\_p'length - 1 downto 0);**  
**signal In\_s : Bit\_Vector(In\_p'length - 1 downto 0);**  
**begin -- Invert\_a**  
**-- Process: If MSB of In\_s = '1' then invert all remaining bits else**  
**-- Purpose: Set MSB, and reset remaining bits to '0'**  
**Special\_Lbl : process (In\_s)**  
**begin -- process Special\_Lbl**  
**if (In\_s(In\_s'left) = '1') then**  
**Out\_s <= In\_s(In\_s'left) & not In\_s(In\_s'left - 1 downto 0);**  
**else**  
**Out\_s(In\_s'left) <= not In\_s(In\_s'left);**  
**Bits\_Lbl : for Bit\_i in In\_s'left - 1 downto 0 loop**  
**Out\_s(Bit\_i) <= '0';**  
**end loop Bits\_Lbl;**  
**-- Out\_s(In\_s'left - 1 downto 0) <= (others => '0');**  
**end if;**  
**and process Special\_Lbl;**  
**end process Special\_Lbl;**  
**Out\_p <= Out\_s; -- Concurrent statements**  
**end Invert\_a;**

**-- TEST BENCH Demonstrating component instantiation, and**  
**-- implicit definition of length of bit vector.**  
**entity TB\_nty is**  
**end TB\_nty;**

**architecture TB\_a of TB\_Nty is**  
**component Invert\_nty**  
**port(**  
**In\_p : in**  
**Bit\_Vector;**  
**Out\_p : out**  
**Bit\_Vector**  
**);**  
**end component;**  
**signal In\_p : Bit\_Vector(7 downto 0);**  
**signal Out\_p : Bit\_Vector(7 downto 0);**  
**begin -- TB\_a**  
**U1\_Invert\_nty: Invert\_nty**  
**port map (**  
**In\_p => In\_p,**  
**Out\_p => Out\_p**  
**);**  
**In\_p <= X"01",**  
**X"85" after 100 ns,**  
**X"05" after 200 ns,**  
**X"E1" after 300 ns;**  
**end TB\_a;**

**Unconstrained arrays**

**Size and bounds of array redefined using GENERICS**

**Use of attributes to define selected bits or slice**

**Alternate method for setting other bits. See file Invert2.vhd**

**Width of component ports determined by type of the ACTUAL parameters**

Figure 6.1-3 Declaration and Use of a Component with Unconstrained Array, ch6\_dir/invert.vhd




Organize the port list consistently either by mode (in, out) and then by function or sorted alphabetically.

*Rationale: Enhances maintainability and readability.*



Avoid local signal declarations in an entity.

*Rationale: Local signals belong in architectural declarations and not in an entity because the signals may not be used by all architectures of that entity. If the entity signals are meant as a means of communication between multiple instantiations of the same component (entity/architecture pair), it is preferred to either use external ports or global signals defined in package (see chapter 8). Global signals provide channels of communication between components, but are more readable and maintainable because the path can be provided when global signals are used.*



For complex designs, assert a message in the entity statement part. This message should provide information about the design, such as design name, disclaimers, etc. Note that an abuse of these messages would clutter the messages displayed at the beginning of a simulation.

*Rationale: The message is displayed ONLY at the beginning of a simulation for every architecture using this entity, and thus clarifies points that need to be made to users of the model.*



In the declarations of packages, entities, architectures, procedures, and concurrent statements, it is best to limit the scope of visibility to where objects are used.

*Rationale: Good software practice.*

## 6.2 VHDL ARCHITECTURE

[1] The architectural body is a body associated with an entity declaration to describe the internal organization or operation of a design entity. An architectural body is used to describe the behavior, data flow, or structure of a design entity. The syntax for the architectural body is as follows:

```
architecture_body ::=
architecture Identifier of entity_name is
architecture_declarative_part
begin
architecture_statement_part
end [architecture] [architecture_simple_name] ;
```

```
architecture_declarative_part ::=
{ block_declarative_item }
```

```
block_declarative_item ::=
subprogram_declaration
| subprogram_body
| type_declaration
| subtype_declaration
| constant_declaration
| signal_declaration
| shared_variable_declaration
| file_declaration
| alias_declaration
| component_declaration
| attribute_declaration
| configuration_specification
| disconnection_specification
| use_clause
| group_template_declaration
| group_declaration
```

```
architecture_statement_part ::=
(concurrent_statement)
```

The architecture declarative part is defined in other sections of this book. This section will focus on the concurrent statements.

[1] Concurrent statements are used to define interconnected blocks and processes that jointly describe the overall behavior or structure of a design. Concurrent statements execute asynchronously with respect to each other, and thus, the order of definitions is irrelevant. Synchronization between concurrent statements can be achieved through the sensitivity clauses or wait statements. A concurrent statement can be any of the following:

```
concurrent_statement ::=
process_statement
| concurrent_signal_assignment_statement
| component_instantiation_statement
| concurrent_procedure_call
| generate_statement
| concurrent_assertion_statement
| block_statement
```

### 6.2.1 Process Statement

[1] A process statement defines an independent sequential process representing the behavior of some portion of the design. A process is the most often used concurrent statement because it provides a wide range of flexibility as a result of its sequential nature. The process also allows for synchronization with other concurrent statements as a result of either its explicit sensitivity clause or the wait statement with its implicit or explicit sensitivity clause. The syntax for a process is given below.

```

process_statement ::=
[process_label:] [postponed] process
[(sensitivity_list)]
 process_declarative_part
begin
 process_statement_part
end [postponed] process
[process_label];

process_declarative_part ::=
{ process_declarative_item }

process_declarative_item ::=
subprogram_declaration
| subprogram_body
| type_declaration
| subtype_declaration
| constant_declaration
| variable_declaration
| file_declaration
| alias_declaration
| attribute_declaration
| attribute_specification
| use_clause

process_statement_part ::=
{ sequential_statement }

sequential_statement ::=
wait_statement
| assertion_statement
| signal_assignment_statement
| variable_assignment_statement
| procedure_call_statement
| if_statement
| case_statement
| loop_statement
| next_statement
| exit_statement
| return_statement
| null_statement

```

Rules about processes:

1. [1] If a sensitivity list appears following the reserved word process, then the process statement is assumed to contain an implicit wait statement as the last statement of the process part. Thus a process that has an explicit sensitivity list always has exactly one (implicit) wait statement in it at the end of the process. Figure 6.2.1-1 demonstrates two identical process statements, one with a sensitivity list, and its equivalent process without a sensitivity list.

| Process with explicit sensitivity list                                                                         | Equivalent process with a wait statement                                                                              |
|----------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| <pre> XYZ_Lbl : process (S1, S2) begin   S1 &lt;= '1';   S2 &lt;= '0' after 10 ns; end process XYZ_Lbl; </pre> | <pre> XYZ_Lbl : process begin   S1 &lt;= '1';   S2 &lt;= '0' after 10 ns; wait on S1, S2; end process XYZ_Lbl; </pre> |

Figure 6.2.1-1 Process with and Without a Sensitivity List

2. A process with a sensitivity clause **MUST NOT** contain an **EXPLICIT WAIT** statement. Figure 6.2.1-2 demonstrates that a process with a sensitivity clause may not have a wait statement.

```

XYZ_Lbl : process (S1, S2) -- Sensitivity clause
begin
 S1 <= '1';
 S2 <= '0' after 10 ns;
wait for 100 ns;
end process XYZ_Lbl;

```

-- **NO** wait state in a process with a sensitivity clause

Figure 6.2.1-2 Process With Sensitivity Clause may not have Wait Statements

3. [1] Only static signal names for which reading is permitted may appear in the sensitivity list of a process statement. A static signal name is a slice name whose prefix is a static name and whose discrete range is a static discrete range. Figure 6.2.1-3 demonstrates examples of static signal names.
4. [1] The execution of a process statement consists of the repetitive execution of its sequence of statements. After the last statement in the sequence of statements of a process is executed, execution will immediately continue with the first statement in the sequence of statements. Figure 6.2.1-5 demonstrates this principle through the use of 32-bit pseudo-random number generator of type Std\_Logic\_Vector. Figure 6.2.1-4 demonstrates the algorithm graphically. The pseudo-random number generator uses the polynomial:
 
$$X := X^{31} \text{ xor } X^{20} \text{ xor } X^{10} \text{ xor } X^0; \text{ -- non-VHDL code}$$

$$\text{-- } X \text{ is a 32 bit register, bit 31 = MSB, bit 0 = LSB}$$

Figure 6.2.1-6 demonstrates some of the simulation results.

```

entity ProcRules_Nty is
 port (In1 : in
 Out1 : out
 Out2 : out
 Out3 : out);
end ProcRules_Nty;

architecture ProcRules_a_of_ProcRules_Nty is
 signal
 Test_s : natural := 5;
begin
 -- ProcRules_a
 -- Process: Demo_Lbl
 -- Purpose: OK process with a sensitivity clause
 Demo1_Lbl : process (In1)
 begin
 Out1 <= not In1;
 end process Demo1_Lbl;

 -- Process: Error_Lbl
 -- Purpose: Demonstrate that a process with a sensitivity clause
 -- MUST NOT contain an EXPLICIT WAIT statement
 -- Demonstrate that only static signal names for which
 -- reading is permitted may appear in the sensitivity list
 -- of a process statement.
 Error2_Lbl : process (Out1)
 begin
 -- process Error_Lbl
 Out2 <= not In1;
 wait for 100 ns;
 end process Error2_Lbl;

 Error3_Lbl : process (In1(31 downto Test_s))
 begin
 -- process Error_Lbl
 Out3 <= not In1;
 end process Error3_Lbl;
end ProcRules_a;

```

Figure 6.2.1-3 Process Rules, ch6\_dir\procrule.vhd




Figure 6.2.1-4 Graphical Representation of Pseudo-Random Number Generator Algorithm

```

Library IEEE;
use IEEE.Std_Logic_1164.all;

entity PRG32_Nty is
 generic (Seed_g : Std_Logic_Vector(31 downto 0)
 := "1000000000001111000000000000110");
 port (PRG32 : out Std_Logic_Vector(31 downto 0));
end PRG32_Nty;

architecture PRG32_a_of_PRG32_Nty is
 signal
 Seed_s : Std_Logic_Vector(31 downto 0) := Seed_g;
begin
 -- PRG32_a
 -- Purpose: Demonstrate generation of a pseudorandom number generator
 -- with the seed stored in a signal.
 PRG32_Lbl : process
 variable Xgate_v : STD_LOGIC;
 begin
 -- process PRG32_Lbl
 Xgate_v := Seed_s(31) xor Seed_s(30) xor
 Seed_s(10) xor Seed_s(0);
 Seed_s <= not Xgate_v & Seed_s(31 downto 1);
 wait for 100 ns;
 end process PRG32_Lbl;

 -- Purpose: Transfers number to output
 SendPrg_Lbl : process (Seed_s)
 begin
 -- process SendPrg_Lbl
 PRG32 <= Seed_s;
 end process SendPrg_Lbl;
end PRG32_a;

```


Figure 6.2.1-5 32-Bit Pseudo-Random Number Generator, ch6\_dir\prg32\_es.vhd

| ns  | delta | prg32    | seed_s   |
|-----|-------|----------|----------|
| 0   | +1    | F4007C00 | F4007C00 |
| 0   | +1    | 800F8006 | 800F8006 |
| 0   | +2    | 4007C003 | 4007C003 |
| 100 | +1    | 4007C003 | A003E001 |
| 100 | +2    | A003E001 | A003E001 |
| 200 | +1    | A003E001 | D001F000 |
| 200 | +2    | D001F000 | D001F000 |
| 300 | +1    | D001F000 | E800F800 |
| 300 | +2    | E800F800 | E800F800 |
| 400 | +1    | E800F800 | F4007C00 |
| 400 | +2    | F4007C00 | F4007C00 |

Figure 6.2.1-6 32-Bit Pseudo-Random Number Generator Simulation Results.

6.2.2 Concurrent Signal Assignment Statements

[!] A concurrent signal assignment statement represents an equivalent process statement that assigns values to signals. The concurrent signal assignment is a useful concurrent statement that can be used to define data flow in behavioral modeling. It is also very useful in describing the behavior of combinational logic (or logical clouds) as an input to a logic synthesizer. The logic synthesizers minimize the equations defined in the concurrent signal assignments and produce a circuit with all the constraints imposed on the design. In testbenches (see chapter 10) concurrent statements can serve to generate test waveforms. A concurrent signal assignment is implicitly sensitive to ALL the signals used in the waveforms. The syntax for concurrent signal assignment is as follows:



6.2.2.1 Conditional Signal Assignment

The conditional signal assignment [!] is one of the forms of the concurrent signal assignment. The conditional signal assignment represents a process statement in which the signal transform is an if statement. For a given conditional signal assignment, there is an equivalent process statement corresponding to it. If the conditional signal assignment statement is of the form:

```
target <=> options waveform1 when condition 1 else
 waveform2 when condition 2 else
```

```
 waveformN-1 when conditionN-1 else
 waveformN when condition N;
```

then the signal transform in the corresponding process statement is of the form:

```
if condition1 then
 wave_transform1
elsif condition2 then
 wave_transform2
.
.
.
elsif conditionN-1 then
 wave_transformN-1
else
 wave_transformN
end if;
```

```
wave_transform is of the corresponding process statement is of the form
target <=> [delay_mechanism] waveform_element1, waveform_element2, ...
 waveform_elementN;
```

If the waveform is of the form unaffected (VHDL'93 only) then the wave in the corresponding process statement is of the form null. The unaffected offers the advantage that no activity occurs on the signal if the condition is true. For example:

```
S <=> unaffected when CS_F = '1' else
 Mem(Address);
```

6.2.2.2 Selected Signal Assignment

[!] The selected signal assignment represents a process statement in which the signal transform is a case statement. If the selected signal assignment is of the form:

with expression select  
 target <= options waveform1 when choice\_list1,  
 waveform2 when choice\_list2,  
 ...  
 waveformN when choice\_listN;

then the signal transform in the corresponding process statement is of the form:

```
case expression is
 when choice_list1 => wave_transform1
 when choice_list2 => wave_transform2
 ...
 when choice_listN => wave_transformN
end case;
```

Figure 6.2.2-1 provides examples of concurrent signal assignment statements.

```
...
architecture ConcSig_a of ConcSig_Nty is
begin
 -- ConcSign_a
 -- conditional signal assignment
 A1Out <= not In1 when OpCode_P = "00000000"
 In1 when OpCode_P(7) = '1' and In2 = '0' else
 In3(0);

 A2Out <= In2 after 10 ns when Source_P = "1111"
 In1 after 200 ns when Source_P = "0000"
 not In2 after 15 ns,
 '0' after 20 ns,
 '1' after 100 ns,
 In2 after 200 ns;

 A3Out <= (In1 and In2) or In3(31); -- no conditions attached

 -- selected_signal_assignment
 with OpCode_P select
 A3Out(31) <=
 In1 or In2 after 100 ns when "00000001",
 In1 and In2 after 90 ns when "00000010",
 In1 nand In2 after 95 ns when "00000011",
 In1 nor In2 after 96 ns when "00000100",
 In1 xor In2 after 98 ns when "00000101",
 In1
 when others;
end ConcSig_a;
```

Figure 6.2.2-1 Concurrent Signal Assignment Statements Examples, ch6\_dir\concsig.vhd

Figure 6.2.2-2 represents another conditional signal assignment example which is useful for generating test vectors into signals. This format can be used efficiently when the data is available in textual format, and needs to be converted by a program to a VHDL stimulus format. The simulation results are shown in Figure 6.2.2-3.

```
architecture Aggr_a of Aggr_Nty is
subtype Reg6_Typ is Bit_Vector(5 downto 0);
signal A_s : Bit;
signal B_s : Bit_Vector(3 downto 0);
signal C_s : Bit;
begin
 -- Aggr_a
 -- Assign an array of bit to an array of bits
 -- Thus, left hand side must be bits,
 -- Right hand side is an array of bits
 -- Type qualifier is needed since compiler does not know if
 -- right hand side is bits or string
 (A_s, B_s(3), B_s(2), B_s(1), B_s(0), C_s)
 <= Reg6_Typ("110001") after 100 ns,
 Reg6_Typ("100010") after 200 ns,
 Reg6_Typ("000101") after 300 ns,
 Reg6_Typ("101000") after 400 ns,
 Reg6_Typ("010001") after 500 ns,
 Reg6_Typ("111110") after 600 ns;
end Aggr_a;
```


Figure 6.2.2-2 Aggregates in concurrent statements, ch6\_dir\conccaggr.vhd

| ns  | a_s | b_s  | c_s |
|-----|-----|------|-----|
| 0   | 0   | 0000 | 0   |
| 100 | 1   | 1000 | 1   |
| 200 | 1   | 0001 | 0   |
| 300 | 0   | 0010 | 1   |
| 400 | 1   | 0100 | 0   |
| 500 | 0   | 1000 | 1   |
| 600 | 1   | 1111 | 0   |

Figure 6.2.2-3 Simulation Results for model shown in Figure 6.2.2-2

### 6.2.3 Component Instantiation Statement

A component represents an entity/architecture pair. Instantiations of components in architectures is a method to define hierarchy because architectures of components can have within them other components. [1] A component instantiation statement defines a subcomponent of the design entity in which it appears, associates signals or values with the ports of that subcomponent, and associates values with generics of that subcomponent. Thus, a component instantiation is equivalent to plugging a hardware component into a board, and making the electrical connections between the pins of the component and the signals of the circuit board. The component association syntax is:



Prior to instantiating a component, the component must be declared in either the current architecture or in a package. In a component declaration, if the component identifier represents the entity name, and if there is only one architecture for this entity, then no configuration is needed to identify which architecture is attached to this entity. This is because the simulator defaults to the only architecture that is defined. Remember, a component represents an entity/architecture combination pair, in which a configuration binds an architecture to a component. Configurations are covered in chapter 9. The syntax for a component declaration is as follows:

```

component_declaration ::=
 component_identifier
 [local_generic_clause] -- Copy of the entity generic declaration
 [local_port_clause] -- Copy of the entity port declaration
 end component ;

```

Figure 6.2.3-1 represents a down counter which is non-synthesizable because of the delay statements. Figure 6.2.3-2 represents a simple testbench to test this counter, and utilizes the component instantiation for the counter and two concurrent signal assignments to emulate the clock and the Reset signal.

```

entity Counter_Nty is
 generic (Modulus_g : positive := 4;
 CountDly_g : time := 10 ns);
 port (Reset : in bit;
 Clk : in bit;
 Count : out integer);
end Counter_Nty;

architecture DownCounter_Beh of Counter_Nty is
 signal Count_s : integer := 0;
 -- Process (concurrent statement)
 DownCounter_Lbl: process
 begin
 -- wait for rising edge of internal signal clock
 wait until Clk = '1'; -- more on "wait" later
 if (Reset = '1') then
 Count_s <= 0;
 else
 Count_s <= (Count_s - 1) mod Modulus_g;
 end if;
 end process DownCounter_Lbl;
 -- concurrent signal assignment
 Count <= Count_s after CountDly_g;
end DownCounter_Beh;

```

Figure 6.2.3-1 Down Counter Component, ch6\_dir\contr\_ea.vhd

```

entity Bch1_Nty is
 architecture Bench_a of Bch1_Nty is
 constant ClkPeriod_c : time := 100 ns;
 -- Component declaration
 component Counter_Nty
 generic
 (Modulus_g : integer := 4;
 CountDly_g : time := 5 ns); -- default value, if not modified
 port
 (Reset : in bit; -- port_name : direction type;
 Clk : in bit; -- port_name : direction type;
 Count : out integer); -- ports are optional
 end component;
 -- Declarations go here (signals, constants, types, subprograms)
 -- All declarations defined here are visible by the architecture
 signal Reset : bit := '0';
 signal Clk : bit := '0'; -- Type is defined in package Standard
 signal Count : integer;
begin
 U1_Counter_Nty: Counter_Nty
 generic map
 (Modulus_g => 4, -- Named notation. Also "s" as delimiters
 CountDly_g => 6 ns) -- default value, if not modified
 port map
 (Reset => Reset,
 Clk => Clk,
 Count => Count);

```

Component Declaration.  
[Could have been done in a package]

Component instantiation  
[a concurrent statement]



```

-- Concurrent signal assignments
Clk <= not Clk after ClkPeriod_c / 2;

Reset <= '1' after ClkPeriod_c,
 '0' after 2 * ClkPeriod_c;

end Bench a;

```

Figure 6.2.3-2 Testbench for Counter Component, ch6\_dir\bnch1\_ea.vhd

**SM** Use named notation in component association list.

**Rationale:** *Enhanced readability*

6.2.3.1 Port Association Rules

6.2.3.1.1 Connection

Per LRM 1.1.1.2, [1] if a formal port is associated with an actual port signal, or expression (VHDL 93 only), then the formal port is said to be connected. If a formal port is instead associated with the reserved word open, then the formal is said to be unconnected. This is equivalent to expressing that in a printed circuit board, if a pin of a device (the formal of the component) is wired (or associated) to a trace of the board (the actual), then that pin is connected to the printed circuit board. However, if that pin is associated to open, then that pin is unconnected.

[1] A port of mode In may be unconnected or unassociated only if its declaration includes a default expression. A port of any mode other than In may be unconnected or unassociated, as long as its type is not an unconstrained array type. It is an error if some of the subelements of a composite formal ports are unconnected and others are either unconnected or unassociated. Figure 6.2.3.1.1 demonstrates the port association concepts.

```

entity Open_Nty is
port
 (InPlain : in integer := 0;
 InInit : in integer;
 InOutPlain : inout integer := 10;
 InOutInit : inout integer;
 BufferPlain : buffer integer;
 OutPlain : out integer;
 InBVU : in Bit_Vector; -- unconstrained array
 InBVInit(7) : inout Bit_Vector(7 downto 0) -- constrained array
 := "X"AB"
);
end Open_Nty;

```

```

entity OpenTB_Nty is -- Testbench
begin
end OpenTB_Nty;

architecture OpenTB_A of OpenTB_Nty is
 signal TestBV_s : Bit_Vector(7 downto 0);
 signal Int_s : Integer := 100;
 component Open_Nty -- Component declaration
 port(
 InPlain : in integer;
 InInit : in integer := 0;
 InOutPlain : inout integer;
 InOutInit : inout integer := 10;
 BufferPlain : buffer integer;
 OutPlain : out integer;
 InBVU : in Bit_Vector;
 InBVInit(7) : inout Bit_Vector(7 downto 0)
 := "X"AB"
);
end component;

begin
 U1_Open_Nty: Open_Nty
 port map (
 InPlain => open, -- uninitialized IN port
 InInit => open, -- OK per LRM 1.1.1.2
 InOutPlain => open, -- OK per LRM 1.1.1.2
 InOutInit => open, -- OK per LRM 1.1.1.2
 BufferPlain => open, -- OK per LRM 1.1.1.2
 OutPlain => open, -- OK per LRM 1.1.1.2
 InBVU => open, -- Error per LRM 1.1.1.2
 InBVInit(7) => open, -- Unconstrained array
);
 U2_Open_Nty: Open_Nty
 port map (
 InPlain => 20, -- error for VHDL'87 only
 InInit => Int_s,
 InOutPlain => open, -- OK per LRM 1.1.1.2
 InOutInit => open, -- OK per LRM 1.1.1.2
 BufferPlain => open, -- OK per LRM 1.1.1.2
 OutPlain => TestBV_s,
 InBVU => TestBV_s(3 downto 0),
 InBVInit(7) => open, -- error per LRM 1.1.1.2
 InBVInit(6 downto 0) => TestBV_s(6 downto 0)
);
end OpenTB_A;

```

Figure 6.2.3.1.1 Port Association Examples, ch6\_dir\open\_ea.vhd

6.2.3.1.2.2 Type Conversion

[1] When formal parameters of a port are of different type than their associated actual parameters, function calls or type conversions (for VHDL'93 only) can be used within the association list to convert to correct types (see LRM 4.3.2.2). Thus, conversions are used only to ensure type matching. Table 6.2.3.1.2 summarizes the association list rules. Figure 6.2.3.1.2-1 and 6.2.3.1.2-2 represents examples of the conversion rules in port associations for VHDL'87 and VHDL'93.

Table 6.2.3.1.2 Port Association List

| FORMAL mode | FORMAL Type Conversion | ACTUAL Type Conversion | COMMENTS                |
|-------------|------------------------|------------------------|-------------------------|
| in          | none                   | FActual_2_formal(ad)   | Actual must NOT be open |
| inout       | Fformal_2_Actual(fd)   | FActual_2_formal(ad)   | Actual must NOT be open |
| out         | Fformal_2_Actual(fd)   | none                   | Actual must NOT be open |
| buffer      | Fformal_2_Actual(fd)   | none                   | Actual must NOT be open |
| in          | none                   | Tformal(ad)            | Actual must NOT be open |
| inout       | Tactual(fd)            | Tformal(ad)            | Actual must NOT be open |
| out         | Tactual(fd)            | none                   | Actual must NOT be open |
| buffer      | Tactual(fd)            | none                   | Actual must NOT be open |

Fformal\_2\_Actual(fd) = Type conversion function from the formal type to the actual type with the formal designator (fd) as the parameter -- VHDL'87 & VHDL'93  
 Factual\_2\_formal(ad) = Type conversion function from the actual type to the formal type with the actual designator (ad) as the parameter -- VHDL'87 & VHDL'93  
 Tactual(fd) = VHDL Type conversion using type mark of actual with the formal designator (fd) as the parameter -- FOR VHDL'93 ONLY  
 Tformal(ad) = VHDL Type conversion using type mark of formal with the actual designator (ad) as the parameter -- FOR VHDL'93 ONLY

```
entity Alist_Nty is
 port (InReal_p : in real;
 OutInt_p : out integer);
end Alist_Nty;

architecture Alist_a of Alist_Nty is
begin
 -- Concurrent signal assignments
 OutInt_p <= integer(InReal_p); -- Type conversion, legal VHDL'87 & '93
end Alist_a;

-- File name : alisttb.vhd
-- Title : Testbench for list association test
-- Description : Tests of various association methods
entity ListTB_Nty is
end ListTB_Nty;
```

```
architecture ListTB_A of ListTB_Nty is
 function ToReal(Integer_v : integer) return real is
 begin
 return real(integer_v);
 end ToReal;

 component Alist_Nty
 port(InReal_p : in real;
 OutInt_p : out integer);
 end component;

 signal Real_s : real := 3.14;
 signal Real2_s : real := 0.0;
 signal Int1_s : integer := 1;
 signal Int2_s : integer := 2;

begin
 U1 Alist_Nty: Alist_Nty
 port map(
 InReal_p => Real_s, -- formal real gets actual real
 OutInt_p => Int1_s, -- actual integer gets formal integer
);

 U2 Alist_Nty: Alist_Nty
 port map(
 InReal_p => ToReal(Int2_s), -- formal real gets converted actual integer
 OutInt_p => Real2_s; -- actual real gets converted formal integer
);

 U3 Alist_Nty: Alist_Nty
 port map(
 InReal_p => ToReal(Int2_s), -- Formal real gets converted actual integer
 OutInt_p => open, -- Illegal, conversion function with open
);
end ListTB_A;
```

Figure 6.2.3.1.2-1 Examples of Port Association Conversion Rules, VHDL'87 & VHDL'93, ch6\_dir\alist\_ca.vhd

```
...
architecture ListTB_A of ListTB_Nty is
...
begin
...
 U2 Alist_Nty: Alist_Nty
 port map (
 InReal_p => Real (Int2_s), -- formal real gets converted actual integer
 Real(outInt_p) => Real2_s -- actual real gets converted formal integer
);

 U3 Alist_Nty: Alist_Nty
 port map (
 InReal_p => Real (Int2_s), -- Formal real gets converted actual integer
 --ToReal(outInt_p) => open -- Illegal, conversion function with open
 OutInt_p => open
);
end ListTB_A;
```

Figure 6.2.3.1.2-2 Examples of Port Association Conversion Rules, VHDL'93 only, ch6\_dir\alisttb2.vhd

### 6.2.4 Concurrent Procedure Call

A concurrent procedure is a software blackbox, equivalent in concept to a component instantiation, or hardware blackbox. Like the component instantiation, the procedure used in the concurrent procedure call is first declared (chapter 7 describes procedures). The procedure could be declared in a package, in the entity declarative section, or in the architecture declarative section. In addition, like a component, a procedure has interfaces with signals, variables (VHDL'93), and constant connections. When a concurrent procedure is instantiated, it is called as one of the concurrent statements, and the connections or associations to the ports, signals and constants of the architecture are made, in a manner similar to the component association list. Thus, when making the association list, it is imperative that the calling architecture has visibility over the variables, signals, and files being associated. It is illegal to call a concurrent procedure call and associate objects that the architecture has no visibility or access to those objects.

In addition, just like the reusability of components with multiple component instantiations of the same component, there can be multiple occurrences of a concurrent procedure with different associations lists. For example, if a TIMING CHECK procedure is written to verify timing violations of a formal signals, then this timing check procedure can be instantiated multiple times. Each instantiation makes a different association between the formal parameters and the actual parameters. Figure 6.2.4 represents a package declaration (described in chapter 8) for two concurrent procedures and an entity/architecture which calls (or instantiates) the concurrent procedures. The package body is not required in the compilation of architectures which use those procedures. The package body, which describes the behavior, is needed though for simulation.

```

library IEEE;
use IEEE.Std_Logic_1164.all;

package Concurrent_Pkg is
 -- package declaration
 procedure SetupCheck (constant Source_c
 : in string;
 signal Clock_s
 : in Std_Logic;
 signal Data_s
 : in Std_Logic);

 procedure HoldCheck (constant Source_c
 : in string;
 signal Clock_s
 : in Std_Logic;
 signal Data_s
 : in Std_Logic);
end Concurrent_Pkg;

library IEEE;
use IEEE.Std_Logic_1164.all;

entity ConcProc_Nty is
 generic (Setup_g:
 Hold_g:
 port (Ain1 : in
 Std_Logic;
 Ain2 : in
 Std_Logic_Vector(31 downto 0);
 Clk : in
 Std_Logic;
 Out1 : in
 Std_Logic;
 Out2 : in
 Std_Logic_Vector(31 downto 0));
end ConcProc_Nty;

```

```

library ATEP_Lib;
architecture ConcProc_a of ConcProc_Nty is
 use ATEP_Lib.Concurrent_Pkg.all;
 use ATEP_Lib.Concurrent_Pkg;

begin
 -- ConcProc_a
 -- Setup timing checks for all inputs
 Concurrent_Pkg.SetupCheck
 (Source_c => "Ain1",
 Clock_s => Clk,
 Data_s => Ain1);

 Concurrent_Pkg.SetupCheck
 (Source_c => "Ain2",
 Clock_s => Clk,
 Data_s => Ain2(0));

 -- Hold timing checks for all inputs
 Concurrent_Pkg.HoldCheck
 (Source_c => "Aout1",
 Clock_s => Clk,
 Data_s => Aout1);

 Concurrent_Pkg.HoldCheck
 (Source_c => "Aout2",
 Clock_s => Clk,
 Data_s => Aout2(31));

 -- Process: SetOutputs_Lbl
 -- Purpose: Sets the outputs through a register
 SetOutputs_Lbl : process
 begin
 -- process SetOutputs_Lbl
 wait until Clk'event and Clk = '1';
 Aout1 <= Ain1 after 10 ns;
 Aout2 <= Ain2;
 end process SetOutputs_Lbl;
end ConcProc_a;

```

Multiple instantiations of the concurrent procedure SetupCheck with different actual parameters

Multiple instantiations of the concurrent procedure HoldCheck with different actual parameters

Figure 6.2.4 Concurrent Procedures Example, ch6\_dir\conceproc.vhd

### 6.2.5 Generate Statement

[1] A generate statement provides a mechanism for iterative or conditional elaboration of a portion of a description.

The iterative elaboration of a description is a convenient mechanism to instantiate and replicate concurrent statements. The replication index is either a constant or a generic. This is often used to instantiate and connect components. Some typical applications include the instantiation and connections of multiple identical components (such as half adders to make up a full adder, or exclusive or gates to create a parity tree).

The conditional elaboration enables the conditional instantiation of a concurrent statement usually based on a constant or a generic. This is often used to conditionally instantiate a component or a concurrent procedure. For example, if timing check is not needed, then the generate statement can prevent the elaboration of the concurrent timing check procedures. The syntax for the generate is as follows:

```
generate_statement ::=
generate_label: generation_scheme generation_scheme ::=
for generate_parameter_specification
{concurrent_statement}
| if condition
end generate [generate_label];
```

Figure 6.2.5 is an example of the use of the generate statement.

```
library IEEE;
use IEEE.Std_Logic_1164.all;

entity XOR_Nty_1s
port (A : in Std_Logic;
 B : in Std_Logic;
 Z : out Std_Logic);
end XOR_Nty_1s;

architecture XOR_a of XOR_Nty_1s
begin
-- XOR_a
Z <= A xor B;
end XOR_a;

-- Entity/architecture with a generate example
library IEEE;
use IEEE.Std_Logic_1164.all;


entity Generate_Nty_1s
generic (Setup_g : time := 30 ns;
 Hold_g : time := 1 ns;
 EnableCheck_g : boolean := false);
port (Ain1 : in Std_Logic_Vector(31 downto 0);
 Ain2 : in Std_Logic_Vector(31 downto 0);
 CLK : in Std_Logic;
 Aout1 : buffer Std_Logic;
 Aout2 : buffer Std_Logic_Vector(31 downto 0));
end Generate_Nty_1s;

-- Architecture which demonstrates the use of the generate statement
architecture Generate_a of Generate_Nty_1s
component XOR_Nty : in Std_Logic;
port (A : in Std_Logic;
 B : in Std_Logic;
 Z : out Std_Logic);
end component;

signal Temp_s : Std_Logic_vector(31 downto 0);
```



```
begin
-- Generate_a
-- Parity tree, 5 Bit parity
Ain1(0) --- Temp_s(0)
Ain1(1) --- Temp_s(1)
UK0 : for K_1 in 0 to 3 generate
UKOR : XOR Nty
port map(A => Ain1(K_1 + 1),
 B => Ain1(K_1),
 Z => Temp_s(K_1));
end generate UK0;
UK1_3 : if K_1 > 0 generate
UKOR : XOR Nty
port map(A => Temp_s(K_1 - 1),
 B => Ain1(K_1 + 1),
 Z => Temp_s(K_1));
end generate UK1_3;
GenAssert_Lbl : if EnableCheck_g generate
assert Ain2 /= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX"
report "Ain2 went to X"
severity warning;
end generate GenAssert_Lbl;
end Generate_a;
```



These generate statements create the exclusive OR tree shown above

Figure 6.2.5 Generate Statement, ch6\_dir/generate.vhd

6.2.6 Concurrent Assertion Statement

[1] A concurrent assertion statement represents a passive process statement (i.e. no signal assignment) containing the sequential assertion statement. Assertions are generally used to report model errors, timing violations, and signal with erroneous values. Assertions are also used as a debugging aid tool to alert the user of a particular situation, and the time occurrence of this situation.



The following severity levels are recommended:  
Error in the model itself

**FAILURE**

**ERROR**

Timing violations and invalid data affecting the state of the model.

**WARNING**

Timing violations and invalid data not affecting the state, but which could affect the simulation behavior of the model (e.g. if data to be sent out from an interface is invalid).

**NOTE**

Message for debugging use.

*Rationale: Guidelines provided by European Space Agency, and provide consistency in their meaning*

As a general observation, the sequential assertion statement defined in a process or in a concurrent procedure call is more often used than the concurrent assertion statement. This is because more complex synchronization or processing is necessary to determine the assert condition (e.g. condition evaluated at rising edge of clock). The syntax is as follows:

```
concurrent_assertion_statement ::= -- VHDL'87
[label :.] assertion_statement
```

```
assertion_statement ::=
assert condition -- in VHDL'93, the "assert false" is optional
[report expression] -- of predefined type string
[severity expression]; -- of predefined type severity_level
```

The assertion statement basically tests the "condition" for normal or good operation, and as long as it is true (i.e. things are normal or OK), no message is reported. However, if the expected or normal condition is false, the report expression is reported to the standard output. The following example demonstrates the point:

```
assert not OpCode_p = "11111111" -- if OpCode_p = "11111111" the report
report "Illegal Operation Code" -- message is displayed
severity warning;
```

It is important to note that the report expression must be of type string. However, it is possible to report signals or variables by using type conversions or table lookup conversions as demonstrated in Figure 6.2.6.

```
architecture Assert_a of Assert_Nty is
type B2S_Typ is array(bit) of character;
type Color_Typ is (Red, Green, Blue);
type C2S_Typ is array(color_Typ) of string(1 to 5);
constant Bit2Strg_c : B2S_Typ :=
('0' => '0',
 '1' => '1');
constant Color2Strg_c : C2S_Typ :=
(Red => "Red",
 Green => "Green",
 Blue => "Blue");
signal A_s : bit;
signal Color_s : color_Typ := Green;
begin -- Assert_a
assert Color_s = Red
report "Color is not Red, it is " & Color2Strg_c(Color_s)
severity note;
assert A_s = '1'
report "A_s /= '1', it is " & Bit2Strg_c(A_s)
severity note;
end Assert_a;
```

Figure 6.2.6 Use of the Assert statement, ch6\_dir\assert.vhd

### 6.2.7 Block Statement

[1] A block is a representation of a portion of the hierarchy of the design. One of the major purpose of a block is to disable signals (i.e. the signal drivers) by using a guard expression. [1] A guard expression is a Boolean-valued expression associated with a block statement that controls assignments to guarded signals within a block. A guard expression defines an implicit signal GUARD that may be used to control the operation of certain statements within the block. Figure 6.2.7-1 shows the block statement syntax.

```
block_statement ::=
block_label : block ([guard_expression])
[block_header]
[block_declarative_part]
begin
block_statement_part
end block [block_label];
```

Block Label: block (TriEnableF = '1')

```
begin
Q <= guarded Data;
-- equivalent to Conditional assignment
-- Q <= Data when TriEnableF = '1' else 'Z';
end block;
```

TriEnableF = '1'

Figure 6.2.7-1 Block Statement Syntax and Example

Blocks are generally not synthesizable. However, some VHDL code writers prefer to use blocks for non-synthesizable logic (e.g. BFM). This is because it enables the partitioning of a complex problem into simple blocks, where each block provides a contribution to the signals when the conditions are ripe (i.e. the guard expression). Since the drivers are disconnected if the guard expression is false, the contributions onto signals are only from those blocks whose guard expression is true. If the code is well written, there should only be one connected driver, with all the other drivers disconnected. Conditional signal assignments, with multiple drivers, can be used to emulate blocks by asserting a tri-state values for the emulation of disconnect. If a single driver is desired, then a process is necessary. Figure 6.2.7-2 provides an example of equivalent code using blocks, conditional signal assignments, and a process.

```

...
architecture Block_a of Block_Mcy is
 type Opr_Typ is (AndOP, OrOP, XorOP);
 signal Opr_s : Opr_Typ;
 signal R1b_s : Std_Logic register;
 signal R1c_s : Std_Logic;
 signal R1s : Std_Logic;
 signal R2b_s : Std_Logic register;
 signal R2c_s : Std_Logic;
 signal R2s : Std_Logic;
 signal Clk_s : Std_Logic;
 signal Data_s : Std_Logic_Vector(1 downto 0) := "10";
begin
 -- Block_a
 -- One driver contributes to R2b_s because only one
 -- block statement contributes to the value of R2b_s
 -- (the other block statement is disconnected)
 R1_Blk: block(Clk_s = '1' and Opr_s = AndOP)
 begin
 -- block R1_Blk
 R1b_s <= guarded Data_s(1) and Data_s(0);
 R2b_s <= guarded not(Data_s(1) and Data_s(0));
 end block R1_Blk;

 R2_Blk: block(Clk_s = '1' and Opr_s = OrOp)
 begin
 -- block R2_Blk
 R2b_s <= guarded Data_s(1) or Data_s(0);
 end block R2_Blk;

 -- Process: BlockEquiv_Ibl
 -- Purpose: Equivalent logic to use of blocks
 -- : Only one driver contributes to R2_s because it is in
 -- : the same process

 BlockEquiv_Ibl : process (Clk_s, Opr_s)
 begin
 -- process BlockEquiv_Ibl
 if Clk_s = '1' then
 case Opr_s is
 when AndOP =>
 R1_s <= Data_s(1) and Data_s(0);
 R2_s <= not(Data_s(1) and Data_s(0));
 when OrOP =>
 R2_s <= Data_s(1) or Data_s(0);
 when XorOP => null;
 end case;
 end if;
 end process BlockEquiv_Ibl;

 -- Conditional assignment statement
 R1c_s <= Data_s(1) and Data_s(0) when
 else 'Z';
 R2c_s <= not(Data_s(1) and Data_s(0)) when
 (Clk_s = '1' and Opr_s = AndOP)
 else 'Z';
 -- 2 drivers for R2c_s
 R2c_s <= Data_s(1) or Data_s(0) when
 (Clk_s = '1' and Opr_s = OrOp)
 else 'Z';
end Block_a;

```

Figure 6.2.7-2 Application of Block statement, ch6\_dir/block.vhd



### 1. DO NOT USE GUARDED EXPRESSIONS.

2. For non-VITAL designs, DO NOT use BLOCKS.
3. Use IEEE.Std\_Logic\_1164 package instead to emulate a Tri-state.



**Rationale:** Blocks are generally not synthesizable. The IEEE-1164 package includes the type *Std\_Logic* and *Std\_Logic\_Vector* which are resolved types with the high impedance or disconnections including the reserved words *bus*, *disconnect*, *guarded* and *register* are considered obsolescent. *VITAL*\_specification requires the use of blocks (see chapter 13).

Another application of the block statement is to represent a portion of a design (i.e. architecture) and to limit the scope of signals. Thus, it could be used to represent a design partition with optionally, a port association list. However, VHDL already provides another more powerful mechanism to represent partitions of a design: the component instantiation statement. The component instantiation statement is more powerful and practical than a block statement for the following reasons:

1. Partition designs may be performed by different individuals,
2. Partition designs may have multiple architectural representations,
3. Unlike block, signals declared within an architecture of a component are not visible (limited in scope) by the architecture which instantiate the component.

## EXERCISES

- Given the following circuit, write a VHDL description which describes its behavior. Use the following:
  - 1 process to describe the positive edge triggered flip-flop
  - 1 process to describe the random logic
  - 1 component instantiation of the circuit. The component includes the "in" ports A, B, D, Clk and the "out" port Z. All ports are of type `Std_Logic`.
  - 1 concurrent statement to simulate the clock (`50 ns '0', 50 ns '1'`).
  - 3 concurrent statements to generate waveforms on A, B, and D. Try to get a good mix of combinations.
  - 1 concurrent assertion statement which notes that 'Z' equals '0'. Use the "generate" based on the value of a generic to generate this statement.
  - Assume 0 delay for everything.



- Write a model for a 16 bit pseudo-random (PN) number generator whose output is of type `IEEE.Std_Logic_Vector`. The PN generator shall consist of a 16 bit register (R (15 downto 0)). This register shifts left at every clock. The data into bit 15 is equal to `R(0) xor R(4) xor R(13) xor R(15)`.

## 7. SUBPROGRAMS

This chapter defines procedures, functions, concurrent procedures, and overloaded operators. It also defines the rules and methodologies in the application of subprograms. Techniques are presented for separating high level tasks from low level bus protocols using subprograms and modular design approaches.

### 7.1 SUBPROGRAM DEFINITION

[1] Subprograms define algorithms for computing values or exhibiting behavior. Subprograms include procedures and functions. [1] They may be used as computational resources to define a portion of a sequential operation, convert between values of different types, to define the resolution output values driving a common signal, to define portion of a process, or to define a concurrent procedure statement.

[1] There are two forms of subprograms:

- Procedure: A procedure is a subroutine which performs operations using all the visible parameters and objects, and which can modify one or more of the visible parameters and objects in accordance to certain rules. A procedure may include formal parameters which define the objects which will be used in the execution of a procedure. A procedure call is a call to the procedure with the actual parameters being mapped onto the formal parameters. A procedure may include wait statements. There are two types of procedures:
  - Sequential procedures called from within processes.
  - Concurrent procedures instantiated as concurrent statements.

2. **Function:** A function is a routine that returns a value. The function defines how the return value is computed based on the values of the formal parameters. A function call is a call to the function with the actual parameters being mapped onto the formal parameters.

Figure 7.1-1 represents the relationship between a process and a sequential procedure call.




Figure 7.1-1 Relationship between a Process and a Sequential Procedure Call

This diagram demonstrates that a sequential procedure call is equivalent to inserting, in-line with the code, the contents of the procedure body.


There are two different usage of subprograms:

1. Commonly used subprograms which are highly reusable, such as TextIO.write, convert functions from IEEE.Std\_Logic\_Vector to integer, and user defined type conversions.
2. Subprograms which provide information hiding to increase readability, such as sending data. Those subprograms tend not to be reusable.

**SM** Use procedures instead of in-line code to "call" or group operations which perform particular purpose (e.g. send data using a specific protocol).

**Rationale:** Procedures tend to modularize the code, and create more compact code for the body of processes. In addition, procedures are reusable, thus increasing flexibility and minimization of errors because there is less code duplication.

The subprogram syntax is shown below. Structures which are discouraged from usage are identified with the symbology notation for clarity, but are also identified in the guidelines in this section.







Do not use bus in the interface signal declaration. Do not use buffer or linkage in the mode.

**Rationale:** bus an linkage are no longer needed as a result of resolved type Std\_Logic defined in package IEEE.Std\_Logic\_1164. Buffers impose severe restrictions on the number of drivers (see section 6.1). Current some synthesizers do not obey the VHDL rules on buffers and that can create modeling incompatibilities.

The subprogram syntax shows that the formal parameter interface declaration consists of five parts:

1. A class definition (i.e. constant, variable, signal, file).
2. An interface identifier or the name of the formal parameter.
3. A mode for the parameter. These mode can be
  - in -- Specifies that the parameter is an input or READ only.
  - out -- Specifies that the parameter is an output or a WRITE
  - Inout -- Specifies that the parameter is READ and WRITTEN.
4. A subtype indication.
5. An optional static expression (i.e. the initialized value of the object).

Figure 7.1-2 is a subprogram example which demonstrates several subprogram concepts.

## 7.2 SUBPROGRAM RULES AND GUIDELINES

### 7.2.1 Unconstrained Arrays in Subprograms

[1] If a formal parameter is of unconstrained array (e.g. string, Bit\_Vector) then the subtype of the formal in any call to the subprogram is taken from the actual associated parameter. This is demonstrated in the subprogram ShiftRight in figure 7.1-2.



Whenever possible, use unconstrained arrays, instead of constrained arrays, to define the type of the subprogram formal parameters which are arrays.

**Rationale:** Use of the unconstrained array causes the procedure to be more useful or "generic" because the size of the arrays are determined by the size of the actual parameters. Thus, the subprogram can be reused for different array lengths.




Figure 7.1-2 Subprogram Example, ch7\_dir\$shftright.vhd



Use attributes with either aliases or variables initialized to the formal parameter value to bind the size and direction of the arrays within subprograms. Example:

```

procedure ShiftRight(variable Data_v : inout Bit_Vector) is
 alias Data1_v : Bit_Vector(Data_v'length - 1 downto 0) is Data_v;
 variable Data2_v : Bit_Vector(Data_v'length - 1 downto 0) := Data_v;
begin
 --

```

**Rationale:** The use of attributes with aliases or variable can bind the size and direction of the formal parameters of the arrays to enable access to individual array elements in a controlled and readable manner. Otherwise, a subprogram might become invalid.

### 7.2.2 Interface class declaration

In a subprogram call, the actual designators associated with the formal parameters is dependent upon the class of the formal and actual parameters. Table 7.2.2 summarizes the class associations in subprograms. Figure 7.2.2-1 and Figure 7.2.2-2 provide examples for the application of those rules.

Table 7.2.2 Class Association in Subprograms

| FORMAL DESIGNATOR CLASS | ACTUAL DESIGNATOR CLASS                                      | COMMENTS                                                                                                                                                                                                                                                                                    |
|-------------------------|--------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| signal                  | signal                                                       | Signals can only be associated with signals                                                                                                                                                                                                                                                 |
| variable                | variable<br>file (VHDL'87 only)                              | Variables can only be associated with variables. In VHDL'87 a file object is a member of the variable class of objects (LRM'87 4.3.2). This is not the case for VHDL'93. Thus, for VHDL'87 an actual designator of class file can be associated with a formal designator of class variable. |
| constant                | signal,<br>variable,<br>constant literal or an<br>expression | A formal of class constant can be associated with an actual of class signal, variable, or an expression.                                                                                                                                                                                    |
| file                    | file (VHDL'93 only)                                          | files can only be associated with files                                                                                                                                                                                                                                                     |



- The type of the identifier is of access type (e.g. TextIO.line).
- The type of the identifier is of file type for VHDL'87 (e.g. TextIO.Text).  
Otherwise, if the subprogram mode is in, then use the class use constant.

**Rationale:** When the mode is in and the class is constant then the actual parameter can then be of the class: constant literal, an expression, a variable, or a signal. This provides an enhanced flexibility in the use of the procedure. If the class of the formal is defined as a variable, then ONLY a variable actual can be passed. If the class is defined as a signal, then ONLY a signal actual can be passed.

Class Variable must be used for identifiers of type access because the actual can only be of class variable (an object of type access cannot be a signal or a constant or an expression). In addition, in VHDL'87 a file object is a member of the variable class, and thus the actual can only a variable. Class file is not allowed in subprograms for VHDL'87.

```

architecture FileIO_a of FileIO_Nty is
begin
 -- FileIO_a
 File_Lbl : process
 use Std.TextIO.all;
 use Std.TextIO;
 file DataIn_f : TextIO.text is in "datain.txt";

 procedure Test
 (variable Line_v : in TextIO.line;
 variable File_v : in TextIO.text) is
 begin
 -- Test
 end Test;

 procedure TestError
 (constant Line_v : in TextIO.line;
 constant File_v : in TextIO.text) is
 begin
 -- TestError
 end TestError;

 begin
 -- process ReadWriteFile_Lbl
 wait;
 end process File_Lbl ;
 end FileIO_a;

```





Figure 7.2.2-1 Restrictions on Class Variable and File (VHDL'87), ch7\_dir\subp\_ca.vhd

```

architecture ModeIn_a of ModeIn_Nty is
 procedure ProcOr
 (constant Data_c : in Bit_Vector;
 variable Data_v : in Bit_Vector;
 signal Enable_s : in boolean;
 constant Enable_c : in boolean;
 signal Data_s : out Bit_Vector) is
 begin
 -- procedure
 if Enable_s and Enable_c and
 Data_s'length = Data_v'length and
 Data_s'length = Data_c'length then
 Data_s <= Data_v or Data_c;
 end if;
 end ProcOr;

 signal Enable_s : boolean := true;
 signal ProcData_s : Bit_Vector(31 downto 0) := X"AC01_00F1";
 constant ProcData_c : Bit_Vector(31 downto 0) := X"FFFA_BCD0";

```



```

begin
XYZ_Lbl : process
variable MyData_v : Bit_Vector(31 downto 0);
variable IsGood_v : boolean := true;
constant Good_c : boolean := true;
begin
wait for 50 ns;
MyData_v := not ProcData_s;
ProcOr
(Data_c => X"FFAA_BCD0",
Data_v => MyData_v,
Enable_s => Enable_s,
Enable_c => Enable_s,
Data_s => ProcData_s);
wait for 1 ns;
ProcOr
(Data_c => MyData_v,
Data_v => X"FFAA_BCD0",
Enable_s => IsGood_v,
Enable_c => IsGood_v,
Data_s => ProcData_s);
wait for 10 ns;
ProcOr
(Data_c => ProcData_s,
Data_v => ProcData_c,
Enable_s => Good_c,
Enable_c => Good_c,
Data_s => ProcData_s);
wait for 10 ns;
ProcOr
(Data_c => ProcData_s,
Data_v => ProcData_s,
Enable_s => true,
Enable_c => true,
Data_s => ProcData_s);
end process XYZ_Lbl;
end ModeIn_s;

```

Figure 7.2.2-2 Restrictions on Class Variable and File (VHDL'87),  
ch7\_dir\modein.vhd.

If an interface class is not specified, the class "constant" is assumed.

**MS** For procedures always define the interface class. For functions use the default class (i.e. constant) if no other class is used.

*Rationale: This method enhances readability and constancy when writing procedures and functions.*

If no mode is explicitly given in the interface declaration then mode in is assumed.



For procedures, always declare the mode of the formal parameters. For functions, the formal parameters are always of mode in, and thus, the mode should NOT be specified.

*Rationale: This method enhances readability and constancy when writing procedures and functions.*

### 7.2.3 Subprogram Initialization

[1] If an interface declaration contains a "=" symbol, the expression is said to be the default expression of the interface object. The type of the default expression must be that of the corresponding interface object. It is an error if the default expression appears in an interface declaration and any of the following conditions hold:

1. The interface object is a formal signal parameter
2. The interface object is a formal variable parameter of mode other than in.

Figure 7.2.3 demonstrates initialization rules of subprogram formal parameters.

```

architecture SubError_a of SubError_Mty is
procedure ErrorConditions
(constant Count_c : in natural := 10;
constant String_c : in string; -- size determined by actual
constant CountErr_c : out bit; -- ERROR, can't return a constant
constant CountErr2_c : inout bit; -- ERROR, can't return a constant
variable Value1_v : in positive := 5;
variable Value2_v : in positive;
variable Value3_v : out Bit_Vector;
variable Value4_v : inout natural;
-- can't initialize an OUT or INOUT
variable Value5_v : inout natural := 10; -- ERROR
variable Value6_v : out natural := 10; -- ERROR
signal Clk_s : in bit;
signal Data1_s : in natural := 100; -- ERROR, Init. on signal
signal Data2_s : out natural := 100; -- ERROR
signal Data3_s : inout bit_Vector := "1011"; -- ERROR
signal Data4_s : out natural;
signal Data5_s : in bit_Vector) is
-- Procedure declarations go here
variable Result_v : natural;
begin
Result_v := Data1_s;
Value6_v := 2 * Result_v;
end ErrorConditions;
begin -- SubError_a
end SubError_a;

```

Figure 7.2.3 Initialization Rules of Subprogram Formal Parameters,  
ch7\_dir\suberror.vhd

[!] If a procedure or function initializes its in parameters to a default value, then when the procedure or function is called, the actual parameter can override the default value if it is passed. If the actual parameter is omitted, the value of the actual parameter used by the subprogram is the default value.

**AM** When desired, initialize the constant in formal parameters to default values, and position those formal parameters as the last parameters in the list.

**Rationale:** Initialization of constants is useful when defining a default value for that constant. Positioning the initialized constants as the last parameters in the list enables a call to the subprogram without explicitly specifying the actual parameters for which the default values are used.

For example in package TEXTIO the following procedure is declared.

```
procedure Write(L
 VALUE : in bit;
 JUSTIFIED : in SIDE := right; -- default specified
 FIELD : in WIDTH := 0); -- default specified
```

A call to the write procedure can be written as follows:

```
Write(Outline_v, '1'); -- default are used for Justified and Field
Write(Outline_v, '1', left); -- default used for field
Write(L
 VALUE => '1',
 JUSTIFIED => right,
 FIELD => 2);
Write(L
 VALUE => Outline_v,
 FIELD => '1', -- default used for Justified
 VALUE => 2);
```

#### 7.2.4 Subprogram Implicit Signal Attributes

[!] It is an error if signal-valued attributes 'stable', 'quiet', 'transaction', and 'delayed of formal signal parameters of any mode are read within a subprogram.

**AM** If it is necessary to use the implicit signals, then declare a formal signal of the implicit type, and pass as the actual the implicit signal.

**Rationale:** signal-valued attributes are signals, and cannot be accessed from within the subprogram. However, passing signal-valued attributes as actual parameters is legal.

Figure 7.2.4 is an example of setup procedures which demonstrates this concept.

```
architecture Set_a of Set_Nty is
 signal D_s : Std_Logic := '0';
 signal Clk_s : Std_Logic := '0';

 ----- Procedure with error in using implicit signals inside procedure -----

 procedure SetupError
 (signal Clk_s : in Std_Logic;
 signal D_s : in Std_Logic;
 constant SetupTime_c : in time;
 variable Violation_v : out boolean) is
 begin
 --> | |<- hold
 --> | |<- setup ----->|
 -- CLK ----->|
 -- D_s ----->|
 -- Check rising edge of clock
 if (Clk_s'event and Clk_s = '1') then
 -- Check setup time
 Violation_v := not D_s'stable(SetupTime_c) < SetupTime_c; -- * #46
 end if;
 end SetupError;

 ----- If implicit signals are used, they must be passed -----

 procedure SetupFix
 (signal Clk_s : in Std_Logic;
 signal D_s : in boolean; -- pass D_s'stable(T)
 variable Violation_v : out boolean) is
 begin
 -- Check rising edge of clock
 if (Clk_s'event and Clk_s = '1') then
 Violation_v := not Datable; -- (no implicit signals)
 end if;
 end SetupFix;

 ----- Implicit signals can sometimes be avoided. -----

 procedure Setup
 (signal Clk_s : in Std_Logic;
 signal D_s : in Std_Logic;
 constant SetupTime_c : in time;
 variable Violation_v : out boolean) is
 begin
 -- Check rising edge of clock
 if (Clk_s'event and Clk_s = '1') then -- (no implicit signals)
 -- Check setup time
 Violation_v := D_s'last_event < SetupTime_c;
 end if;
 end Setup;

```

```

begin -- Set_a
...
-- Process: SetCheck_Lbl
SetCheck_Lbl : process (D_s, Clk_s)
constant SetupTime_c : time := 10 ns;
variable Violation_v : boolean;
begin
 SetupError(Clk_s => Clk_s, -- error is in the procedure
 D_s => D_s,
 SetupTime_c => SetupTime_c,
 Violation_v => Violation_v);
 SetupFix(Clk_s => Clk_s,
 Dstable => D_s'stable(SetupTime_c),
 Violation_v => Violation_v);
 Setup(Clk_s => Clk_s,
 D_s => D_s,
 SetupTime_c => SetupTime_c,
 Violation_v => Violation_v);
end process SetCheck_Lbl;
end Set_a;

```

Figure 7.2.4 Example of Setup Procedures, ch7\_dir\sethsubp.vhd

### 7.2.5 Passing Subtypes

If a formal parameter is of a parent type (e.g. Std\_ulogic, Std\_ulogic\_Vector, integer) then the actual parameter can be of either the parent type or a subtype of the parent type (e.g. Std\_Logic, Std\_Logic\_Vector, Integer0to5\_Typ). Figure 7.2.5 demonstrates this concept.

```

Architecture Test_a_of_Test_Nty is
 subtype Integer0to5_Typ is integer range 0 to 5;
 procedure Increment(variable D_v : inout integer) is
 begin
 D_v := D_v + 1;
 end Increment;
begin
 Test_Lbl : process
 variable T_v : Integer0to5_Typ := 0;
 begin
 Increment(T_v);
 wait;
 end process Test_Lbl;
end Test_a;

```

Figure 7.2.5 Actual Parameters as Subtypes of Formal Parameters, ch7\_dir\test\_ea.vhd

### 7.2.6 Drivers in Subprograms

[1] A process statement contains a driver for each actual signal associated with a formal signal parameter of mode out or inout in a subprogram call. A subprogram contains a driver for each formal signal parameter of mode out or inout declared in its subprogram specification. For a signal parameter of mode inout or out, the driver of an actual signal is associated with the corresponding driver of the formal signal parameter at the START of each call. Thereafter, during the execution of the subprogram, an assignment to the driver of the formal signal parameter is equivalent to an assignment to the driver of the actual. This concept is demonstrated in figure 7.2.6-1 where procedure Invert is called from process A\_Lbl. At the call and during the execution of the procedure, signal drivers Data\_s becomes associated with formal parameter A\_s. At termination of the procedure, formal parameter A\_s has no more significance. Driver Data\_s was created during elaboration because it is a signal of the architecture.




Figure 7.2.6-1 Drivers in Procedure Calls

Figure 7.2.6-2 represents a model to demonstrate drivers in procedure calls.

Every signal assignment creates a driver. If a procedure, declared in the declarative portion of a process, attempts to assign a value onto a signal or port which is not in the formal parameter list, then that transaction is legal for the following reasons:

1. Signals of an architecture or ports of the entity are visible by the process
2. The driver associated with that signal or port is owned by the process.

If a procedure, declared in the declarative portion of architecture, attempts to assign a value onto a signal or port which is not in the formal parameter list, then that transaction is in error because there is NO owner for the signal driver. To remedy this problem a formal parameter list of class "signal" is needed. See section 7.2.8 on recommendations for side effects and means to separate high level tasks from low level protocols.

```

architecture Driver_a of Driver_Nty is
 procedure Invert
 (signal A_s : inout Bit_Vector) is
 begin
 A_s <= not A_s; -- A_s has a driver @ call time
 wait for 100 ns;
 A_s <= not A_s;
 wait for 200 ns;
 A_s <= not A_s;
 end Invert;

 signal Clk_s : Bit;
 signal Data_s : Bit_Vector(7 downto 0) := X"AB";

begin -- Driver_a
 Clk_s <= not Clk_s after 50 us; -- concurrent signal assignment
 A_Lbl : process
 begin
 wait until Clk_s'event and Clk_s = '1';
 Invert(A_s => Data_s); -- Data_s has a driver
 end process A_Lbl;
 -- during the call, assignment to A_s driver
 -- is equivalent to driver on Data_s
end Driver_a;

```

Figure 7.2.6-2 Model for Drivers in Procedure Calls, ch7\_dir\driver.vhd.

### 7.2.7 Signal Characteristics is Procedure Calls

[1] The actual signal associated with a signal parameter must be static. No conversion functions or type conversion must appear in either the formal part or the actual part of an association element that associates an actual signal with a formal signal parameter. In other words, the range of the actual cannot be dynamic or change during the simulation. Figure 7.2.7-1 demonstrates an example of this requirement.

```

entity Static_Nty is
 generic (Numb_g : natural := 4);
 end Static_Nty;

architecture Static_a of Static_Nty is
 procedure Invert(signal Data_s : inout Bit_Vector) is
 begin
 Data_s <= not Data_s after 10 ns;
 end Invert;

 function Set2One(constant Data_s : Bit_Vector)
 return Bit_Vector is
 begin
 return Data_s or not Data_s;
 end Set2One;

 signal D_s : Bit_Vector(7 downto 0) := X"AS";
 signal Numb_s : natural := 5;

```

```

begin -- Static_a
 XYZ_Lbl : process
 begin
 Invert(Data_s => D_s(7 downto Numb_s)); -- * Not static
 wait for 100 ns;
 Invert(Data_s => D_s(7 downto Numb_g)); -- *
 wait;
 Invert(Data_s => Set2One(D_s)); -- * No conversion function allowed
 end process XYZ_Lbl;
end Static_a;

```

The actual for parameter data\_s must denote a static signal name.

Figure 7.2.7-1 Actual Parameter must be Static, ch7\_dir\static.vhd

[1] If an actual signal is associated with a formal signal parameter, and if the formal parameter is a constrained array subtype, then it is an error if the actual does not contain a matching element of the formal. Figure 7.2.7-2 demonstrates this rule.

```

architecture More_a of More_Nty is
 subtype BV10 is Bit_Vector(9 downto 0);
 signal Bus9_s : Bit_Vector(8 downto 0);
 signal Bus10_s : Bit_Vector(9 downto 0);
 signal Bus1_s : Bit;

 procedure Invert(signal In_s : inout Bit_Vector(9 downto 0)) is
 begin
 In_s <= not In_s;
 end Invert;

begin -- More_a
 Test_Lbl : b
 begin
 Invert(Bus10_s);
 wait for 1 ns;
 Invert(Bus1_s & Bus9_s); -- *
 -- The result of "t" is an expression and not a signal
 wait for 1 ns;
 Invert(Bus9_s); -- Actual length is 9, expected 10 *
 end process Test_Lbl;
end More_a;

```

Figure 7.2.7-2 Matching elements in procedure calls for constrained array signals, ch7\_dir\morerule.vhd

Subelement association can be used to associate multiple actual signals to formal parameters. This is equivalent in hardware to the "joining" of several busses or signals into a component. The subelement association can be used for actual parameters of procedures or components. Figure 7.2.7-3 represents an example of an *Invert* procedure in which two signals are associated with the input formal parameter.

```

architecture More_a of More_Nty is
 signal Bus1_s : Bit := '1';
 signal Bus9_s : Bit_Vector(8 downto 0) := "101000101";
 signal Bus10_s : Bit_Vector(9 downto 0) := "11111000010";
 procedure Invert(signal In_s : in Bit_Vector;
 signal Out_s : out Bit_Vector) is
 begin
 assert In_s'length = Out_s'length
 report "In_s /= Out_s"
 severity warning;
 Out_s <= not In_s;
 end Invert;
begin -- More_a
 Test_Lbl : process
 begin
 -- sequential procedure call
 -- NO Implied "wait on"
 Invert(In_s(9) --> Bus1_s,
 In_s(8 downto 0) --> Bus9_s,
 Out_s --> Bus10_s);
 wait for 10 ns;
 end process Test_Lbl;
end More_a;

```

This is equivalent to Bus1\_s & Bus9\_s except that the concatenation is ILLEGAL because the "&" is an expression

Figure 7.2.7-3 Subelement Association, ch7\_dir\moreurul2.vhd

7.2.8 Side Effects

A subprogram is said to have a side effect if its behavior is dependent not only on the formal parameters, but also on other parameters that the subprogram has visibility or access. Thus, a subprogram has side effects if it affects or changes something (variable, signal, or file) not declared in its parameter list. Procedures and impure functions (VHDL'93) declared in an architecture have visibility and access to the ports of the entity and signals declared in the architecture. They have visibility over variables and loop counter declared in the calling process. They also have access to global signals and shared variables (VHDL'93) declared in packages which are made visible to the architecture. All this visibility is made without explicitly declaring the objects in the formal parameter list of procedures.

An example of a procedure with side effect is the WRITE procedure for a Bus Functional Model (BFM) where the formal parameters of the procedure include the address and the data, whereas the procedure body accesses the ports and other signals of the architecture to stimulate the control signals necessary to emulate the WRITE algorithm. The procedure with side effects omits from the procedure the low level control signals. Thus, the procedure call would be something like:

```

-- with side effects
WRITE(Address_s => "ABCD_0000",
 Data_s => "1234_5678");
-- Without Side Effects
WRITE(Address_s => "ABCD_0000",
 Data_s => "1234_5678",
 RWF_s => RWF,
 Parity_s => Prcy,
 Cntrlx_s => Cntrlx1,

 Cntrlz_s => Cntrlz1);

```

control signals omitted because of visibility rules. ☹☹

**FM ☹** Avoid side effects on procedures. Avoid impure functions with side effects. If the side effects is unavoidable or desirable for some explicit reasons, then document the side effects in the header of the procedure declaration.

**Rationale:** This loose visibility rule can cause unexpected results when not used correctly.

7.2.8.1 Separating High Level Tasks From Low Level Protocols

Tasks deal with high level jobs such as Read, Write, Send data. Tasks represent the system concept of the desired transactions. Protocol deals with manipulation of port interfaces to achieve the system tasks. Handling complex tasks at the protocol level hinders readability, maintainability and is more prone to errors because of the complexity.

When writing a procedure which accesses a large number of signals to achieve the protocol function (e.g. a microprocessor bus), the following options are available:

1. **FM ☹** Write a procedure within the process declaration section, but do not use the signal names in the formal parameter list. Rely instead on the visibility rules and on the fact that the process will own the drivers for those signals if an assignment is made. This approach is **NOT RECOMMENDED** because it is poor software practice since procedure has side effects and is not well documented.
2. **FM ☹** Write a procedure (in a package, architectural declaration section, or process declaration section) which includes ALL the signals used in the formal parameter list. This approach requires the association of the actual signals to the formal signals when the procedure is called. This approach does not provide information hiding, but may be synthesizable and provides good documentation.
3. **FM ☹** Declare signals in the architecture which represent task control signals to pass tasks to a process which handles the low level protocol interface. Write a procedure which uses in the formal parameter list the high level task to be performed. Also define in the formal parameter list any constant or other data passed to the procedure. Write a process (or a set of concurrent statements) which are sensitive to those task control signals and which translate the high level command from the requesting process into low level control signals at the interface ports. Figure 7.2.8.1-1 demonstrates the concept of task control. Figure 7.2.8.1-2 represents a VHDL example implementing this concept with procedures.




Figure 7.2.8.1-1 Task Control Concept

```

library IEEE;
use IEEE.Std_Logic_1164.all;
entity Hide_Nty is
port (Data : inout Std_Logic_Vector(7 downto 0);
 Address : out Std_Logic_Vector(7 downto 0);
 Rdf : out Std_Logic;
 DataRdy : out Std_Logic;
 Clk : in Std_Logic
);
end Hide_Nty;

architecture Hide_a of Hide_Nty is
type Action_Typ is (Read, Write);
type Task_Typ is record
 Address : Std_Logic_Vector(7 downto 0);
 Data : Std_Logic_Vector(7 downto 0);
 Action : Action_Typ;
end record;
signal Task_s : Task_Typ;

```

```

-- Procedure: GetData
-- Purpose: Request to send a READ request onto the bus
-- Inputs: The request address (no control)
-- Outputs: The task to be handle by the process Task_Lbl

procedure GetData(constant Address_c : in Std_Logic_Vector;
 signal Task_s : out Task_Typ) is
 variable Task_v : Task_Typ;
begin -- GetData
 Task_v.Address := Address_c;
 Task_v.Action := Read;
 Task_s <= Task_v; -- send task
end GetData;

begin -- Hide_a
-- Process: Task_Lbl
-- Purpose: Accepts a high level task and converts it
-- : to low level control signals

Task_Lbl : process
begin -- process Task_Lbl
 wait on Task_s'transaction;
 case Task_s.Action is
 when Read =>
 Data <= (others => 'Z');
 Address <= Task_s.Address;
 Rdf <= '1';
 DataRdy <= '1';
 wait until Clk'event and Clk = '1';
 Data <= (others => 'Z');
 Address <= (others => 'H');
 Rdf <= '1';
 DataRdy <= '0';
 when Write =>
 Data <= Task_s.Data;
 Address <= Task_s.Address;
 Rdf <= '0';
 DataRdy <= '1';
 wait until Clk'event and Clk = '1';
 Data <= (others => 'Z');
 Address <= (others => 'H');
 Rdf <= '1';
 DataRdy <= '0';
 end case; Task_Lbl;
end process Task_Lbl;

-- Process: HighLevelJob_Lbl
-- Purpose: Provides high level jobs to be executed on the bus

HighLevelJob_Lbl : process
begin -- process HighLevelJob_Lbl
 wait until Clk'event and Clk = '1';
 GetData(Address_c => "00001010",
 Task_s => Task_s);
 wait;
 end process HighLevelJob_Lbl;
end Hide_a;

```

Low level protocol handles by a separate process, not involved with the task generation.

Figure 7.2.8.1-2 Task Control Concept, ch7\_dir\drvproc.vhd



### 7.2.9 Positional and Named Notation

[1] Positional association may not follow named association, and vice versa.

**MS** Just like aggregates for arrays and records, parameters for procedures and functions should be passed by named notation, unless the number of parameters is less than two.

**Rationale:** Named notation enhances readability. However, when the number of parameters is few, Positional notation is superior.

### 7.3 SUBPROGRAM OVERLOADING

[1] A given subprogram designator can be used in several subprogram specifications. The subprogram designator is then said to be overloaded; the designated subprograms are also said to be overloaded and to overload each other. If two subprograms overload each other, one of them can hide the other only if both subprograms have the same parameter and result type profile. A call to an overloaded subprogram is ambiguous (and in error) if the name of the subprogram, the number of parameter associations, the types and order of the actual parameters, the names of the formal parameters (when named association is used), and the result type (for functions) are not sufficient to identify exactly one overloaded subprogram specification. Thus, it is an error if the compiler can't figure it out. Examples:

```
procedure Check(constant Setup_c : in time; -- Setup check
 signal D_s : in Bit_Vector;
 signal Clk_s : in Bit);
```

```
procedure Check(constant Hold_c : in time; -- Hold check
 signal D_s : in Bit_Vector;
 signal Clk_s : in Bit);
```

```
-- Procedure calls
-- Non Ambiguous calls
Check (Setup_c => 10 ns,
 D_s => DataBus,
 clk_s => Clk);

-- Ambiguous calls
Check (10 ns, DataBus, Clk); -- Setup?
Check (4 ns, DataBus, Clk); -- Hold?
-- Which check should be used ??
-- Can't tell.
```

```
Check (Hold_c => 4 ns,
 D_s => DataBus,
 clk_s => Clk);
```

### 7.4 FUNCTIONS

Functions were defined in section 7.1, and the rules defined about subprograms are applicable to functions since functions are subprograms. [1] An impure function (in VHDL93 only) may return a different value each time it is called, even when different calls have the same actual parameter values. A pure function returns the same value each time it is called with the same values as actual parameters.

**MS** Avoid the definition of impure functions.

**Rationale:** Impure functions have side effects. If they must be used, clearly identify the rationale for using it, and the parameters that the impure function depends upon. Impure functions are not compatible with VHDL87.

The default class and mode for subprograms is constant and in. Formal parameters of functions can only be of mode in.

**MS** When the class of all the formal parameters is constant, do NOT identify the class in the function declarations. Also, do NOT identify the mode of the formal parameters for function declarations.

**Rationale:** Enhances code readability. The mode of functions is always in, and thus it is redundant to identify the mode. Since the class and mode of subprograms default to constant it is not necessary to specify the class when all the formal parameters are of class constant. However, when classes other than constant are also used in functions (e.g. signal), the identification of the class for all the formal parameters enhances readability.

[1] A RETURN statement is used to complete the completion of the innermost enclosing function or procedure body. A return statement appearing in a procedure body must not have an expression. A return statement appearing in a function body must have an expression. The value of the expression defines the result returned by the function.

Figure 7.4 represents examples of functions. More examples are provided in chapter 8, 10 and 12.

```
...
architecture Function_a of Function_Mty is
--
-- Function: IsAtoz determines if a character is in the range of 'A' to 'Z'
function IsAtoz(Cin_c : Character) return boolean is
begin
 return (Cin_c > '0' and Cin_c < '1');
end IsAtoz;
```

Default class constant and mode in used for clarity

Figure 7.4 represents examples of functions. More examples are provided in chapter 8, 10 and 12.

```

-- Function: TimingError
function TimingError
 (signal D_s : Std_Logic;
 constant SetupTime_c : time) return boolean is
begin
 return D_s'last_event < SetupTime_c;
end TimingError;

-- Function: Bit2Std converts a bit type to Std_Logic
function Bit2Std(Bit_c : Bit) return Std_Logic is
begin
 case Bit_c is
 when '0' => return '0';
 when '1' => return '1';
 end case;
 end Bit2Std;

-- Overloaded function operating on a bit vector
function Bit2Std(Bit_c : Bit_Vector) return Std_Logic_Vector is
alias Bits_c : Bit_Vector(Bit_c'length - 1 downto 0) is Bit_c;
variable Bits_v : Std_Logic_Vector(Bits_c'range);
begin
 Convert_Lbl : for Idx_i in Bits_c'range loop
 Bits_v(Idx_i) := Bit2Std(Bits_c(Idx_i)); -- call to above function
 end loop Convert_Lbl;
 return Bits_v;
end Bit2Std;

-- Function: Std2Natural converts a Std_Logic_Vector to natural number
Std_Logic_Vector number is unsigned
Number of bits cannot exceed 31 since this is the
largest natural number = 2**31 - 1
function Std2Natural(Bits_c : Std_Logic_Vector) return natural is
alias ABits_c : Std_Logic_Vector(Bits_c'length - 1 downto 0) is Bits_c;
variable Result_v : natural := 0;
type Powers_Typ is array(0 to 30) of natural;
constant Powers_c : Powers_Typ := -- 2**nth power weights
(0 => 1,
 1 => 2,
 2 => 4,
 3 => 8,
 4 => 16,
 5 => 32,
 6 => 64,
 7 => 128,
 8 => 256,
 9 => 512,
10 => 1024,
11 => 2 ** 11,
12 => 2 ** 12,
13 => 2 ** 13,
14 => 2 ** 14,
15 => 2 ** 15,
16 => 2 ** 16,
17 => 2 ** 17,
18 => 2 ** 18,
19 => 2 ** 19,
20 => 2 ** 20,
21 => 2 ** 21,
22 => 2 ** 22,

```

Class is specified for all parameters because class of all parameters is not the default constant. Default mode in is used for clarity

Overloaded function operating on a bit vector

Efficient use of constant for table lookup

```

23 => 2 ** 23,
24 => 2 ** 24,
25 => 2 ** 25,
26 => 2 ** 26,
27 => 2 ** 27,
28 => 2 ** 28,
29 => 2 ** 29,
30 => 2 ** 30);

begin
 if ABits_c'length > 31 then
 return 0;
 assert false
 report "Input number is out of range"
 severity warning;
 end if;
 Weights_Lbl : for Ix_i in ABits_c'range loop
 if ABite_c(Ix_i) = '1' then
 Result_v := Result_v + Powers_c(Ix_i);
 end if;
 end loop Weights_Lbl;
 return Result_v;
end Std2Natural;

signal Data_s : Std_Logic := '0';

begin -- Function_a
-- Process: Test_Lbl
-- Purpose: Test the functions
Test_Lbl : process
 variable Char_v : character;
 variable Std_v : Std_Logic_Vector(15 downto 0) := "0000100000001011";
 variable Bits_v : Bit_Vector(15 downto 0) := X"00A4";
 variable Bit_v : Bit := '1';
 variable IsTrue_v : boolean;
 variable Number_v : natural;
 constant Setup_c : time := 20 ns;
begin -- process Test_Lbl
 Char_v := 'V';
 IsTrue_v := IsAtoZ(Char_v);
 Char_v := '1';
 IsTrue_v := IsAtoZ(Char_v);
 Char_v := 'z';
 IsTrue_v := IsAtoZ(Char_v);
 Std_v(0) := Bit2Std(Bit_v);
 Std_v := Bit2Std(Bits_v);
 Number_v := Std2Natural(Std_v);
 wait for 110 ns;
 if TimingError(D_s => Data_s,
 SetupTime_c => Setup_c) then
 assert false
 report "Timing error on Data_s"
 severity warning;
 end if;
 wait; -- suspend process
end process Test_Lbl;

--Concurrent statement
Data_s <= '1' after 100 ns,
 '0' after 200 ns,
 'H' after 300 ns;
end Function_a;

```

Function calls

Function calls

Figure 7.4 Examples of Functions, ch7\_dir\morefnct.vhd



```

function OKResolveNand(Drivers : Bit_Vector) return Bit is --
alias Drivers C : Bit_Vector(1 to Drivers'length) is Drivers;
variable Found0_v : Boolean := false;
begin
 Lp_Lbl : for Ix_i in Drivers.c'range loop
 if Drivers_c(Ix_i) = '0' then -- search for a '0'
 Found0_v := true;
 exit Lp_Lbl;
 end if;
 end loop Lp_Lbl;
 if Found0_v then
 return '1'
 else
 return '0';
 end if;
end OKResolveNand;

```

Figure 7.5-3 Example of a Resolved Function, ch7\_dir\BadGood.vhd

Resolution function for a record type is demonstrated in section 8.1.6 because it also represents an application of a record.

7.6 OPERATOR OVERLOADING


VHDL operators (i.e. "+", "-", "\*", "/", "&", "&&", "and", "..") are written as infix operators, but are really functions which operate on left and right operands, and return a value of a certain type. These operators are predefined for certain types of operands. For example the "\*" (multiplication) function is predefined for left operand of type integer, and right operand of type integer. However, it is not defined for a left operand of type integer and a right operand of type real. To enhance code readability, VHDL (like Ada) allows the operators to be overloaded, thus operating on types defined by the user. Figure 7.6-1 is an example of overloading the operator "\*" for operations between integers and reals. Figure 7.6-1 represents the overloaded operator "\*" for Std\_Logic\_Vector types. A Two's complement function which uses the "+" operator is also demonstrated.

```

-- Title : Operations on Real with overloaded operators
-- Description : Sample operations on Real numbers
architecture Overload_Beh of Overload_Nty is
 subtype Real5to10_Typ is real range 5.0 to 10.0;
 function "*" (L_v : integer;
 R_v : real) return real is
begin
 return real(L_v) * R_v;
end "*";

function "+" (L_v : real;
 R_v : integer) return real is
begin
 return L_v + real(R_v);
end "+";

```



```

begin
 Demo2_Lbl: process
 variable Real_v : real := 30.0;
 variable Real2_v : Real5to10_Typ;
 variable Int_v : integer := 3;
 begin
 Real_v := 3.0 * Real_v;
 Real_v := Real_v * real(Int_v); -- type conversion
 Real_v := 2 + 3.0; -- Overloaded **
 Real2_v := 2 + 3.5; -- Overloaded **
 Real_v := 2.0 * Int_v; -- Overloaded **
 Real_v := 2 * Real_v; -- Overloaded **
 wait;
 end process Demo2_Lbl;
end Overload_Beh;

```

Figure 7.6-1 Overloading Operator "\*" Between Integers and Reals, ch7\_dir\overld1.vhd

```

architecture StdPlus_a of StdPlus_Nty is
 function "+" (L_c : Std_Logic_Vector;
 R_c : Std_Logic_Vector)
 return Std_Logic_Vector is
 variable Carry_v : Std_Logic := '0';
 variable L_v : Std_Logic_Vector ((L_c'length - 1) downto 0) := L_c;
 variable R_v : Std_Logic_Vector ((R_c'length - 1) downto 0) := R_c;
 variable Sum_v : Std_Logic_Vector ((R_c'length - 1) downto 0) := (others => '0');
 variable Three_v : Std_Logic_Vector (2 downto 0);
 begin
 if L_c'length /= R_c'length then
 assert false
 report "Left and right length of + operator are unequal"
 severity warning;
 return L_c;
 end if;
 DO ALL BITS Lbl:
 for I in 0 to (L_c'length - 1) loop
 Three_v := Std_Logic_Vector (L_v(I) & R_v(I) & Carry_v);
 case Three_v is
 when "000" =>
 Sum_v(I) := '0';
 Carry_v := '0';
 when "001" =>
 Sum_v(I) := '1';
 Carry_v := '0';
 when "010" =>
 Sum_v(I) := '1';
 Carry_v := '0';
 when "011" =>
 Sum_v(I) := '1';
 Carry_v := '1';
 when "100" =>
 Sum_v(I) := '1';
 Carry_v := '0';
 when "101" =>
 Sum_v(I) := '0';
 Carry_v := '1';
 end case;
 end loop;
 end DO ALL BITS Lbl;
 end function;
end architecture StdPlus_a;

```

Bounds and direction are redefined. Variables are also initialized.

Addition of 3 bits of type Std\_Logic. States 'H', 'L', 'Z', 'X', 'W', 'U' would yield an 'X' in this model.

```

when "110" =>
 Sum_v (I) := '0';
 Carry_v := '1';
when "111" =>
 Sum_v (I) := '1';
 Carry_v := '1';
when others =>
 Sum_v (I) := 'X';
 Carry_v := 'X';
end case;
end loop DO_ALL_BITS_Lbl;
return Sum_v;
end if;
end "+";

function TwosC (L_c: Std_Logic_Vector)
 return Std_Logic_Vector is
 variable One_v : Std_Logic_Vector
 ((L_c'length - 1) downto 0) := (0 => '1',
 others => '0');
 variable Result_v : Std_Logic_Vector
 ((L_c'length - 1) downto 0) := L_c;
begin
 Result_v := not Result_v; -- 1's Complement
 return (Result_v + One_v); -- use of overloaded "+"
end TwosC;

signal A_s : Std_Logic_Vector(7 downto 0) := "01011101";
signal B_s : Std_Logic_Vector(7 downto 0) := "01101110";
signal C_s : Std_Logic_Vector(7 downto 0) := "00000000";
signal D_s : Std_Logic_Vector(7 downto 0) := "01011101";
begin
 -- StdPlus_a
 C_s <= A_s + B_s after 10 ns;
 D_s <= TwosC(B_s) after 20 ns;
 B_s <= TwosC(C_s) after 50 ns;
end StdPlus_s;

```

Use of the "+" overloaded operator.

Figure 7.6-2 Overloading Operator "+" for Std\_Logic\_Vector types, ch7\_dir\stdplus.vhd

7.7 CONCURRENT PROCEDURE

Concurrent procedures were described in section 6.2.4. A concurrent procedure represents a procedure which is instantiated as a concurrent statement. It is equivalent to a process with a procedure call followed by a wait on sensitivity list extracted from all the actual signals whose mode in the formal parameter list is of in or inout. The syntax for a concurrent procedure call is:

```

concurrent_procedure_call ::=
[label :] [postponed] procedure_call_statement

procedure_call_statement ::=
procedure_name [(actual_parameter_part)];

```

1. If the procedure is called as a SEQUENTIAL procedure from WITHIN A PROCESS, then there is NO IMPLIED WAIT at the END of the procedure.
2. If the procedure is called as a CONCURRENT procedure within a architecture, then there IS an IMPLIED WAIT at the END of the procedure on the signals declared in the formal parameter list whose mode is IN or INOUT.
3. Variable parameters are not allowed in concurrent procedures calls.

**⚠** Avoid the use of wait statements in concurrent procedures. Use the implied wait statement.

*Rationale: If user defined wait statements are included in the concurrent procedures, the user must be aware of the implied wait statement at the end of the procedures. This may be confusing. Concurrent procedures are usually used to fire an equivalent process when signals connected to the formal parameters have an event.*

Figure 7.7-1 represents an example of a concurrent procedure to verify setup and hold time, and report the errors on the transcript output and also onto a file. Figure 7.7-2 represent the timing waveforms and the transcript output. The code uses VHDL'93. File csld87.vhd represents the same file for VHDL'87, and is available on disk only.

```

-- Title : Concurrent Setup and Hold procedures with VHDL'93
-- Description : Concurrent procedures and instantiation with Std_Logic
Library IEEE;
use IEEE.std_logic_1164.all;
-- signals are resolved

use Std.TextIO.all;
use Std.TextIO;

entity SetHold_Nty is
 generic (SetupTime_g:
 HoldTime_g:
 time := 15 ns;
 time := 5 ns);
end SetHold_Nty;

architecture SetHold_a of SetHold_Nty is
 TextIO.Text is out "error.rpt"; -- VHDL'87
 -- file
 Error_f : TextIO.Text
 open Write Mode is "error.rpt";
 signal D1_s : Std_Logic := '0';
 signal D2_s : Std_Logic := '1';
 signal Clk_s : Std_Logic := '0';
 signal Violation_s : Std_Logic := 'L';
end architecture SetHold_a;

```



```

Setup(Clk_s => Clk_s,
 D_s => D2_s,
 SetupTime_c => SetupTime_g,
 SignalName_c => "D2_s",
 Error_f => Error_f,
 Violation_s => Violation_s);

Hold (Clk_s => Clk_s,
 D_s => D1_s,
 HoldTime_c => HoldTime_g,
 SignalName_c => "D1_s",
 Error_f => Error_f,
 Violation_s => Violation_s);

Hold (Clk_s => Clk_s,
 D_s => D2_s,
 HoldTime_c => HoldTime_g,
 SignalName_c => "D2_s",
 Error_f => Error_f,
 Violation_s => Violation_s);

end SetHold_a;

```

Figure 7.7-1 Concurrent Procedures to Verify Setup and Hold Time, ch7\_dir\concschld.vhd

### EXERCISES

1. Write a function which performs the parity tree (exclusive OR) on the Bit\_Vector being passed to it. This function returns a Bit.
2. Given the following definition:  

```

type ArrNatural_Typ is array(natural <>) of integer;

```

Write an overloaded operator "+" which adds elements of two formal parameters of type ArrNatural\_Typ.  
Thus if the following signals are defined:  

```

signal S1_s : ArrNatural_Typ(1 to 3) := (1 => 2, 2 => 7, 3 => 5);
signal S2_s : ArrNatural_Typ(1 to 3) := (1 => 1, 2 => 2, 3 => 3);
signal S3_s : ArrNatural_Typ(1 to 3);

```

then the following concurrent statement should yield the following result  

```

S3_s <= S1_s + S2_s;
-- 1 => 3, 2 => 9, 3 => 8

```
3. Write a resolution function for the natural type which resolves to the LARGEST value (thus if driver1 drives a 3, and driver 2 drives a 100, and driver 3 drives a 50, the resolution function would yield 100).
4. Write a concurrent procedure which generates a pulse on a signal if the MSB of the input signal is ever a '1'. Use Std\_Logic\_Vector subtype.
5. Write a function which converts a string to a string of 80 characters. The function accepts as input a parameter of type string (unconstrained array of characters). It returns a string of 80 characters (constrained array) where any unused portion is a blank. Thus if the string "Hello" is passed, it returns "Hello .... " (where " .... " represents blank characters to fill the 80 character line). Test this function by reading data from a file into a variable of type line, and pass the contents of that line to the function. Display the output string on the transcript window (Output).




Figure 7.7-2 Simulation Outputs for Concurrent Procedures to Verify Setup and Hold Time

## 8. PACKAGES

This chapter explains the concept of packages and provide examples and coding methodologies in using packages. This chapter also explains the TextIO package and provides several examples in manipulating files.

### 8.1 PACKAGE

A package represents a program unit which allows the specification of groups of logically related declarations. They typically represent pools of type declarations, constant declarations, global signal declarations, and (for VHDL'93) global variables. They could also represent component declarations, attribute declarations, attribute specification, and subprograms. The subprograms (i.e. procedures and functions) declared in packages provide information hiding. These subprograms can be called from outside the package, while the inner workings remain hidden and protected from users.

**FA** A user defined package should contain items which are CLOSELY related to and which support an application function. These include:

1. Common items of a design (Types, procedures, functions, constants)
2. Common functionality (Convert to types or to IO utilities)
3. Global signals and global variables (VHDL'93).

*Rationale : The contents of a package should be cohesive.*



Packages are defined in two parts as represented in Figure 8.1

1. **Package declaration** which defines the visible contents of a package. The package declaration defines the visible declarations that a design unit can access when the library name and the "use library.Package\_Name.all" is specified in the design unit code (i.e. entity, architecture, configuration). A user can compile code which makes use of a package when the package declaration is compiled. It is not necessary to compile the package body to compile the design unit. The package body is necessary to execute the simulation.
2. **Package body** which provides the implementation details of subprograms, and the actual values of deferred constants (constant defined in the package declaration, but whose value is defined in the package body (i.e. deferred definition)).




Figure 8.1 Parts of a Package

### 8.1.1 Package Declaration

A package declaration defines the interface to a package. The syntax is as follows:

```

package_declaration ::=
package_identifier is
package_declarative_part
end [package] [package_simple_name];

package_declarative_part ::=
{ package_declarative_item }

```

### 8.1.2 Package Body

A package body defines the bodies of subprograms and the values of deferred constants declared in the interface to the package. The syntax is as follows.

```

package_body ::=
package_body_package_simple_name is
package_body_declarative_part
end [package_body] [package_simple_name];

package_body_declarative_part ::=
{ package_body_declarative_item }

```

The package body declarative items which are not declared in the package declarative part of a package declaration are NOT visible by declarations that "use" the package. They are only accessible to body of the package to facilitate the definition of the bodies of the subprograms.

**Rule:** Declare in the package declaration, only those items which will be used by users of the package. Hide items which are only used by the package body in the body of the package.

**Rationale:** This method provides information hiding, thus making information unnecessary to users unavailable.

Figure 8.1.2-1 represents a package declaration, a package body and a testbench for the package. Note that the package declaration includes a subtype definition, a function *ToChar* which converts a string of any length to a sized string, where the size is an input parameter. Function *To80Char* converts an unconstrained string to an 80 character string, and uses the function *ToChar*. In conformance to the methodology, the architecture identifies the package paths when accessing objects, types, and subprograms declared in other packages. This enhances readability. The process within the testbench architecture reads a line from a file, converts the line to a string of 80 characters, thus clipping it if it is longer than 80, or pads it with spaces if it is shorter than 80. It then displays the line on the output transcript.

This package is useful when a user needs to read a line and to transfer it to another component via a signal. In VHDL, a signal cannot be of access type. Thus, a signal cannot be of type *Std.TextIO.line*. In addition, a signal must be static, that is its size cannot dynamically change. Therefore, a user can declare a signal of type string(1 to 80), read a line from file, convert the line to 80 characters, and then transfer the 80 character string onto the signal to another component. The assumption here is that the file will contain information only within the first 80 characters of a line.

```

package Char_Pkg is
 subtype String80_Type is string(1 to 80);
 function ToChar(Size_c : positive;
 string_c : string) return string;
 function To80Char(string_c : string) return String80_Type;
end Char_Pkg;

package body Char_Pkg is
 function ToChar(Size_c : positive;
 string_c : string) return string is
 variable Char_v : string(1 to size_c) := (others => nul);
 begin
 if string_c'length <= size_c then -- string is short
 LPhort_Lbl : for Index_i in 1 to string_c'length loop
 Char_v(Index_i) := string_c(Index_i);
 end loop LPhort_Lbl;
 return Char_v;
 else -- long string. Clip to size
 LPlong_Lbl : for Index_i in 1 to size_c loop
 Char_v(Index_i) := string_c(Index_i);
 end loop LPlong_Lbl;
 return Char_v;
 end if;
 end ToChar;

 function To80Char(String_c : string) return String80_Type is
 begin
 return ToChar(Size_c => 80,
 String_c => String_c);
 end To80Char;
end Char_Pkg;

library ATEP_Lib;
entity TestPkg_Nty is
 generic(FileId_g : string :=
 "h:\atepvhdl\doc_ver2\src_dir\ch8_dir\top10.txt");
end TestPkg_Nty;

architecture TestPkg_a of TestPkg_Nty is
 use Std_TextIO.all;
 use Std_TextIO;

 use ATEP_Lib.Char_Pkg.all;
 use ATEP_Lib.Char_Pkg;

 file Top10_f : TextIO.Text is in FileId_g;
 Test_Pkg_a
 begin -- TestPkg_a
 variable Inline_v : Std_TextIO.line;
 variable Outline_v : Std_TextIO.line;
 variable Char80_v : Char_Pkg.String80_Type;
 begin -- process Test_Lbl
 ReadFile_Lbl: while not TextIO.Endfile(Top10_f) loop
 -- Read 1 line from the input file
 TextIO.ReadLine(Top10_f, Inline_v);
 Char80_v := Char_Pkg.To80Char(Inline_v.all);
 TextIO.Write(Outline_v, Char80_v);
 TextIO.WriteLine(Outline_v, Outline_v);
 end loop ReadFile_Lbl;
 wait;
 end process Test_Lbl;
 end TestPkg_a;

```

Figure 8.1.2-1 Package Declaration, Package Body, and Package Testbench, ch8\_dir\char\_pb.vhd

Figure 8.1.2-2 represents another example of a package which demonstrates type, subtype, global signal declarations. This package is used in the next section to demonstrate the application of the use clause.

```

package Design_Pkg is
 type State_Type is (Idle, On1, Off);
 subtype Int03_Type is integer range 0 to 3;
 type StateArray_Type is array(State_Type)
 of integer;
 constant StatePoint_c : StateArray_Type :=
 (Idle => 0,
 On1 => 1,
 Off => 2);
 signal Count1_s : natural;
 signal Count2_s : natural;
 signal Count3_s : natural;
 signal Count4_s : natural;
 signal Count5_s : natural;
 signal Count6_s : natural;
 signal State_s : State_Type;

 function ToNextState(State_c : State_Type) return State_Type;
end Design_Pkg;

package body Design_Pkg is
 subtype XInt_Type is integer range 0 to 10;

 function ToNextState(State_c : State_Type) return State_Type is
 begin -- ToNextState
 case State_c is
 when Idle => return On1;
 when On1 => return Off;
 when Off => return Idle;
 end case;
 end ToNextState;
end Design_Pkg;

```

DEMONSTRATION: Type conversion lookup constant. "ON1" used instead of "ON" because "ON" is a reserved word.

Global signals. Architectures with visibility into this package can access these signals without using ports.

Declaration NOT visible outside this package

Figure 8.1.2-2 Package with Type, Function, and Global Signal Declarations, ch8\_dir\desgn\_pb.vhd

8.1.3 Deferred Constant

[1] A deferred constant is a constant that is declared without an assignment symbol (=) and represents an expression in a package declaration. A corresponding full declaration of the constant must exist in the package body to define the value of the constant. Figure 8.1.3 represents a package with a deferred constant. Deferred constants may not be synthesizable (see chapter 13).

```

package Deferred_Pkg is
 constant MaxCount_c : natural;
end Deferred_Pkg;

package body Deferred_Pkg is
 constant MaxCount_c : natural := 10;
end Deferred_Pkg;

```

Deferred constants require minimum recompilation (see section 8.1.6, compilation order)

Figure 8.1.3 Package with a Deferred Constant, ch8\_dir\const\_pb.vhd

### 8.1.4 The "use" Clause

Items declared within a package declaration become accessible by a design unit using the following methods:

1. By selection. If the design unit is given access to the library, then an item can be made visible by providing the full path name of that item. For example:

```
signal XYZ_s : LibraryName.PackageName.Item_Typ;
MyVar_v := LibraryName.PackageName.ToBit(XYZ_s);
```

2. By use clause. If the design unit is given access to the library, and a "use library.pPackageName.all;" statement is made, then ALL items declared in that package are visible by the design unit.

☞ A significant advantage in using the clause "use LibraryName.PackageName.all;" is that all the implicit operators of enumeration data types (i.e. the "<", ">", and "=") become visible and directly accessible. Without the ".all" The implicit operators must be used as function calls with the direct path explicitly defined (e.g. "if LibraryName.PackageName."="(A\_v, B\_v) then").

☞ Another controversial advantage of the ".all" is the direct usage of the objects (e.g. global signals and global variables (for VHDL'93)) and types and subprograms declarations defined in the packages without the explicit naming of the path for those objects and declarations. Several VHDL programmers argue that since the package is visible through the use clause, it is clear as to which object or declaration the author intended, and readability is not compromised. However, when several packages are declared using the use clause, it becomes difficult to keep track of the sources of those objects and declarations. For example, signals can be declared in entities (as signals or ports), architectures, in blocks, and in packages (as global signals). Thus, when a signal assignment is made, it could be difficult to identify its specification source.

Good code can be defined as "code that can be read and understood by others, or by the code's author after a period of more than 6 months". Thus, to enhance readability and code maintainability the following recommendations are made:



1. When using a package:
  - FOR VHDL'87 or VHDL'93, use the following use clauses
    - To access all objects and operators
    - use LibraryName .PackageName.all;
    - To eliminates need to identify library name
    - use LibraryName .PackageName;

- FOR VHDL'93 only, one may use aliases:
    - To Access all objects and operators alias the package name
    - (e.g. SPN\_Pkg represents a user defined short alias for the package name)
    - alias SPN\_Pkg is LibraryName.PackageName;
    - use SPN\_Pkg.all;
2. When accessing an object (signal, constant, or variable (VHDL'93)) or a declaration that is defined in a package provide the package name in-line with the object declaration or access (this enhances readability and debugging). Example:
 

```
variable State_v : PackageName.State_Typ; --VHDL'87 or 93
variable State93_v : SPN_Pkg.State_Typ; -- alias: VHDL'93
PackageName.SignalName_s <= Value; --VHDL'87 or 93
SPN_Pkg.SignalName_s <= Value; -- VHDL'93
```
  3. When accessing a subprogram defined in a package, use one of the following options:
    - a) Provide either the package name or the alias of the package name in the access of the subprogram. This is the recommended method because the path is in-line with the code, and thus, more readable and maintainable. For example:
 

```
State_v := PackageName . FunctionName(ObjectIdentifier);
if PackageName.IsInAZZ(CharIn_v) then
 PackageName . SendData(Data_s => DataBus);
end if;
State_v := SPN_Pkg.FunctionName(ObjectIdentifier); -- 93 only
```
    - b) In the declaration section of the architecture declare the access to the subprogram with the "use" statement. This documents the source of the subprogram. The subprogram can then be called without the package name. This solution does not provide the path for the subprogram in-line with the code. However, this solution is preferred by some engineers because the path need not be added. Note that VHDL'93 helped with that respect with aliases, where the path can be a short name. For example:
 

```
architecture XYZ_a of XYZ_Nty is
 use LibraryName . PackageName;
 use PackageName . FunctionName;
begin
 Y_s <= FunctionName(X_s);
end XYZ_a;
```
  4. When accessing enumeration of objects, do NOT use the package name since it can be cumbersome, and does not contribute to the readability since the type of the object identifies its source. Note that the ".all" is required here. For example:
 

```
variable State_v : PackageName . State_Typ := Idle;
...
if State_v = Idle then
```

5. When compiling the code, first comment OUT the statements "use LibraryName.PackageName.all;" or the statement "use SPN\_Pkg.all;" (for VHDL93 with aliases). This compilation process will detect errors in accessing objects and subprograms declared in packages where the package path or the "use" statement is missing. Ignore errors which relate to the implied operators for enumerated types. Also ignore errors which relate to the access of elements of enumerated types. After correcting all errors, reinsert the commented out use statements and recompile again.

Figure 8.1.4 represents an example of the application and restrictions of the use clause for accessing objects, types, and subprograms declared in packages.

```

library ATEP_Lib;
entity PackTest_Nty is
end PackTest_Nty;
architecture PackTest_a of PackTest_Nty is
begin
 P1_Lbl : process
 -- To have access to ALL objects, implied operators of enumerated types
 -- and subprograms
 use ATEP_Lib.Design_Pkg.all;

 -- To have access to objects by providing a path without naming the
 -- library, but naming the package
 use ATEP_Lib.Design_Pkg;
 use Design_Pkg.ToNextState; -- makes the function visible
 -- Path is well documented
 variable State1_v : State_Typ := Idle;
 variable State2_v : Design_Pkg.State_Typ := Idle;
 variable State3_v : ATEP_Lib.Design_Pkg.State_Typ := Idle;
 variable IsEqual_v : boolean;

 begin
 if State1_v < ATEP_Lib.Design_Pkg.State_Typ'high then
 end if;
 State_s <= ToNextState(State1_v);
 State_s <= Design_Pkg.ToNextState(State1_v);
 State3_v := State1_v;
 IsEqual_v := State1_v = State3_v;
 Count1_s <= 3;

 Design_Pkg.Count2_s <= Design_Pkg.StateToInt_c(State1_v);

 ATEP_Lib.Design_Pkg.Count3_s <= Design_Pkg.StateToInt_c(State2_v);
 wait on ATEP_Lib.Design_Pkg.Count4_s;
 end process P1_Lbl;
 end architecture PackTest_a;

```

Path is declared here, thus the path need not be repeated.

Alternate method because path is in-line with the code.

Path of object provides GOOD documentation -- Providing path when using objects enhances readability.

Alternate method which includes the library name and package name.

```

P2_Lbl : process
 use ATEP_Lib.Design_Pkg; -- library name
 variable State1_v : Design_Pkg.State_Typ := Design_Pkg.Idle;
 variable State2_v : Design_Pkg.State_Typ := Design_Pkg.Idle;
 variable State3_v : ATEP_Lib.Design_Pkg.State_Typ := Design_Pkg.Idle;
 variable IsEqual_v : boolean;
begin
 if State1_v < Design_Pkg.State_Typ'high then
 -- No feasible entries for infix op: "<"
 -- Need chb "use Atep_Lib.design_Pkg.all" to gain access to
 -- implied operators
 State1_v := off;

 -- Unknown Identifier: off
 --needed "use LibraryName.PackageName.all; -- or
 -- State1_v := Design_Pkg.State_Typ.off;

 State1_v := Design_Pkg.State_Typ'succ(State1_v);
 end if;
 State2_v := Design_Pkg.ToNextState(State1_v);
 IsEqual_v := State1_v = State2_v;

 -- No feasible entries for infix op: "="
 -- Need the "use Atep_Lib.design_Pkg.all" to gain access to
 -- implied operators
 Count4_s <= 3; -- Unknown Identifier: Count4_s --
 -- signal is defined in package, and no visibility is provided

 Design_Pkg.Count5_s <= 5;
 ATEP_Lib.Design_Pkg.Count6_s <= 6;
 wait on ATEP_Lib.Design_Pkg.Count1_s;
end process P2_Lbl;
end PackTest_a;

```

Figure 8.1.4 Application and Restrictions of the Use Clause, ch8\_dir\packtest.vhd



8.1.5 Signals in Packages

Signals declared in packages, rather than as ports of entities or signals of an architecture, are useful for applications where information is transferred among components in an abstract manner such as control and data between BFM's (Bus Functional Models). Global signals have the following characteristics:

1. Global signals are not allowed in a synthesizable descriptions.
2. Global signals represent an abstraction useful in inter-component communications including the following:
  - a) Handshake control signals to synchronize operations between components.





To make those type, file, and procedure declarations visible, a use clause must be provided. Those overloaded procedures operate on objects of type Bit, Bit\_Vector, Boolean, Character, Integer, Real, String, and Time. Note that the Read and Write procedures use a variable of type Line which is defined as an Access to a String. An examination of the body of this package will reveal that any READ, WRITE, OR WRITELINE will deallocate the data pointed by the Access object. Thus, at the conclusion of the READ, WRITE, OR WRITELINE procedure, the line pointer shall point to null, and the data is lost. If it is desired to maintain the data pointed by the line pointer then a new pointer must be created which points to that data. Figure 8.2-1 demonstrates the use of each of these overloaded procedures, and the method used to maintain the data pointed by the line pointer.

```

entity FileIO_Nty is
 generic(DataIn_g : string := "datain2.txt";
 DataOut_g : string := "dataout.txt");
end FileIO_Nty;

architecture FileIO_a of FileIO_Nty is
begin
 --
 -- Process: ReadWriteFile_Lbl
 -- Purpose: Read a file, and display its content to the screen.
 -- Also, copy content onto an output file.
 -- Use All the overloaded Read and Write TextIO procedures
 --
 -- Inputs: file: datain2.txt
 -- Data
 --
 -- Outputs: file: dataout.txt
 --
 --
 --
 --
 ReadWriteFile_Lbl : process
 use Std_TextIO.all;
 file DataIn_f
 : TextIO.text is in DataIn_g;
 variable InLine_v
 : TextIO.line; -- pointer to string
 variable OutLine_v
 : TextIO.line; -- pointer to string
 variable ScreenLine_v
 : Bit;
 variable BitV8_v
 : Bit_Vector(1 to 8);
 variable Bool_v
 : Boolean;
 variable Char_v
 : character;
 variable Int_v
 : integer;
 variable Real_v
 : real;
 variable String_v
 : string(1 to 10);
 variable time_v
 : time;
 begin
 -- process ReadWriteFile_Lbl
 ReadFile_Lbl: while not TextIO.Endfile(DataIn_f) loop
 -- ***** BIT *****
 -- Read 1 line from the input file
 TextIO.ReadLine(DataIn_f, InLine_v);

```

```

 -- Create a new pointer to point to a new string
 -- so that the new line can be used for OUTPUT to the monitor
 -- without affecting the read line. Note that a Read, Write, and
 -- WriteLine deallocate the data pointed by the access object.
 -- Thus, after a Read, Write, and WriteLine, the pointer points
 -- to null, and the data is lost. To maintain it, a new
 -- pointer must be created which points to that data.
 ScreenLine_v := new string(Inline_v'low to Inline_v'high);

 -- Must copy the data, but not the pointers
 ScreenLine_v.all := Inline_v.all;

 -- ScreenLine_v is deallocated after the write of the line
 TextIO.WriteLine(output, ScreenLine_v); -- to screen

 -- Read value from Inline_v line (a bit). Inline_v points to
 -- null after the Read operation.
 TextIO.Read(Inline_v, Bit_v);

 -- Write the bit variable
 TextIO.Write(OutLine_v, Bit_v); -- write bit to OutLine
 TextIO.WriteLine(DataOut_f, OutLine_v);

 -- ***** BIT_VECTOR *****
 TextIO.ReadLine(DataIn_f, InLine_v); -- read line
 ScreenLine_v := new string(Inline_v'low to Inline_v'high); --new line
 ScreenLine_v.all := InLine_v.all; -- copy new line
 TextIO.Read(Inline_v, BitV8_v); -- Update variable
 TextIO.WriteLine(output, ScreenLine_v); -- Send line to screen
 TextIO.Write(OutLine_v, BitV8_v); -- write bit vector to Line
 TextIO.WriteLine(DataOut_f, OutLine_v);

 -- ***** BOOLEAN *****
 TextIO.ReadLine(DataIn_f, InLine_v);
 ScreenLine_v := new string(Inline_v'low to Inline_v'high);
 ScreenLine_v.all := InLine_v.all; -- copy new line
 TextIO.Read(Inline_v, Bool_v);
 TextIO.WriteLine(output, ScreenLine_v); -- Send line to screen
 TextIO.Write(OutLine_v, Bool_v); -- send to line
 TextIO.WriteLine(DataOut_f, OutLine_v);

 -- ***** CHARACTER *****
 TextIO.ReadLine(DataIn_f, InLine_v);
 ScreenLine_v := new string(Inline_v'low to Inline_v'high);
 ScreenLine_v.all := InLine_v.all; -- copy new line
 TextIO.Read(Inline_v, Char_v); -- to screen
 TextIO.WriteLine(output, ScreenLine_v);
 TextIO.Write(OutLine_v, Char_v); -- send to line
 TextIO.WriteLine(DataOut_f, OutLine_v);

 -- ***** INTEGER *****
 TextIO.ReadLine(DataIn_f, InLine_v);
 ScreenLine_v := new string(Inline_v'low to Inline_v'high);
 ScreenLine_v.all := InLine_v.all; -- copy new line
 TextIO.Read(Inline_v, Int_v);
 TextIO.WriteLine(output, ScreenLine_v); -- to screen
 TextIO.Write(OutLine_v, Int_v); -- send to line
 TextIO.WriteLine(DataOut_f, OutLine_v);

 -- ***** REAL *****
 TextIO.ReadLine(DataIn_f, InLine_v);
 ScreenLine_v := new string(Inline_v'low to Inline_v'high);
 ScreenLine_v.all := InLine_v.all; -- copy new line
 TextIO.Read(Inline_v, Real_v);
 TextIO.WriteLine(output, ScreenLine_v); -- to screen
 TextIO.Write(OutLine_v, Real_v); -- send to line
 TextIO.WriteLine(DataOut_f, OutLine_v);

```

```

-- ***** STRING *****
TextIO.ReadLine(DataIn_f, Inline_v);
ScreenLine_v := new string(Inline_v'low to Inline_v'high);
ScreenLine_v.all := Inline_v.all; -- copy new line
TextIO.Read(Inline_v, String_v);
TextIO.WriteLine(output, ScreenLine_v); -- to screen
TextIO.Write(Outline_v, String_v); -- send to line
TextIO.WriteLine(DataOut_f, Outline_v);

-- ***** TIME *****
TextIO.ReadLine(DataIn_f, Inline_v);
ScreenLine_v := new string(Inline_v'low to Inline_v'high);
ScreenLine_v.all := Inline_v.all; -- copy new line
TextIO.Read(Inline_v, Time_v);
TextIO.WriteLine(output, ScreenLine_v); -- to screen
TextIO.Write(Outline_v, Time_v); -- send to line
TextIO.WriteLine(DataOut_f, Outline_v);

end loop ReadFile_Lbl;
wait;
end process ReadWriteFile_Lbl;
end FileIO_a;

```

Figure 8.2-1 Demonstration of file IO with VHDL'87, ch8\_dir\fxio87.vhd

Significant changes occurred in the use of files between VHDL'87 and VHDL'93, thus making the file declarations and usage different between the two standards. VHDL'93 includes explicit file open and close statements. Files can also be passed as parameters to subprograms (see chapter 6). Figure 8.2-2 is an example of file utilization using TextIO package, and compiled with VHDL'87. Figure 8.2-3 represents the same compiled with VHDL'93.

```

architecture FileIO_a of FileIO_NTY is
begin -- FileIO_a
 ReadWriteFile_Lbl : process
 use Std.TextIO;
 file DataIn_f : TextIO.text open Read_Mode is "datain.txt";
 file DataOut_f : TextIO.text open Write_Mode is "dataout.txt";
 variable Outline_v : TextIO.line; -- pointer to string
 variable Index_v : natural;
 ReadWriteFile_Lbl : process
 use Std.TextIO;
 file DataIn_f : TextIO.text is in "datain.txt";
 file DataOut_f : TextIO.text is out "dataout.txt";
 variable Outline_v : TextIO.line; -- pointer to string
 variable Outline2_v : TextIO.line; -- pointer to string
 variable Index_v : natural;
begin -- process ReadWriteFile_Lbl
 while not TextIO.Endfile(DataIn_f) loop
 TextIO.ReadLine(DataIn_f, Outline_v);
 Outline2_v := new string(Outline_v'low to Outline_v'high);
 TextIO.WriteLine(output, Outline_v); -- null line
 TextIO.WriteLine(DataOut_f, Outline_v); -- null line
 else
 -- must copy the characters onto Outline2_v
 for Index_1 in Outline_v'low to Outline_v'high loop
 TextIO.Write(Outline2_v, Outline_v(Index_1));
 end loop;
 TextIO.WriteLine(DataOut_f, Outline_v); -- write the copied line
 end if;
end loop;
wait;
end process ReadWriteFile_Lbl;
end FileIO_a;

```

```

-- Must copy the data, but not the pointers
Outline2_v.all := Outline_v.all;
-- Outline2_v is deallocated after the write of the line
TextIO.WriteLine(output, Outline2_v); -- to screen
-- Test if Outline_v is an empty line, and write it if empty
if Outline_v'length = 0 then
 TextIO.WriteLine(DataOut_f, Outline_v);
else
 -- must copy the characters onto Outline2_v
 -- Scan the characters in the line
 for Index_1 in Outline_v'low to Outline_v'high loop
 -- Copy each character from Outline_v to Outline2_v
 TextIO.Write(Outline2_v, Outline_v(Index_1));
 end loop;
 -- Now write the whole line
 TextIO.WriteLine(DataOut_f, Outline_v); -- write the copied line
end if;
end loop;
wait;
end process ReadWriteFile_Lbl;
end FileIO_a;

```

Figure 8.2-2 File Utilization Using TextIO Package, and compiled with VHDL'87, ch8\_dir\file87.vhd

```

architecture FileIO93_a of FileIO_NTY is
begin -- FileIO_a
 ReadWriteFile_Lbl : process
 use Std.TextIO;
 file DataIn_f : TextIO.text open Read_Mode is "datain.txt";
 file DataOut_f : TextIO.text open Write_Mode is "dataout.txt";
 variable Outline_v : TextIO.line; -- pointer to string
 variable Outline2_v : TextIO.line; -- pointer to string
 variable Index_v : natural;
begin -- process ReadWriteFile_Lbl
 while not TextIO.Endfile(DataIn_f) loop
 TextIO.ReadLine(DataIn_f, Outline_v);
 Outline2_v := new string(Outline_v'low to Outline_v'high);
 TextIO.WriteLine(output, Outline2_v); -- null line
 TextIO.WriteLine(DataOut_f, Outline_v); -- null line
 else
 -- must copy the characters onto Outline2_v
 for Index_1 in Outline_v'low to Outline_v'high loop
 TextIO.Write(Outline2_v, Outline_v(Index_1));
 end loop;
 TextIO.WriteLine(DataOut_f, Outline_v); -- write the copied line
 end if;
end loop;
wait;
end process ReadWriteFile_Lbl;
end FileIO93_a;

```

Figure 8.2-3 File Utilization Using TextIO Package, and Compiled with VHDL'93, ch8\_dir\file93.vhd



### 8.3 COMPILATION ORDER

A compilation order must be followed when there are compilation dependencies. If packages are inferred in the entity and or architectures of models, those package declarations must first be compiled because they define the visible contents of the packages. The package bodies need not even exist unless simulation is required. Thus package bodies can be compiled in any sequence after the compilation of the package declarations. If a package declaration makes use of another package, then that package declaration must be compiled first.

An architecture which instantiates components (entities/architectures) can be compiled after entities of those components are compiled. The architecture of those components need not be compiled unless simulation is required. In the component declaration section of an architecture, if the naming of the component is the same as the name of the entity it represents, then the default binding for component is assumed. Otherwise, a binding indication is required in the architecture (see chapter 9). Thus, the compilation order must be at least as follows:

1. Packages declarations taking account inter-packages dependencies (e.g. if package A\_Pkg needs declarations from package B\_Pkg, then package B\_Pkg must be compiled prior to package A\_Pkg).
2. Entities which make use of the above packages.
3. Architectures. Architectures which instantiate components (e.g. testbenches or structural descriptions) may be compiled (but not simulated) without the architectures of the components it utilizes.
4. Configurations (see Chapter 9).
5. Package Bodies. Note: Package bodies can be compiled at any time, and do not have to be last.

Typically, package bodies are compiled after package declarations if they are known. In addition, architectures are compiled following the entity declarations if they are defined.

#### 8.3.1 Compilation Rules on Changes

1. If a package declaration is changed, then ALL other packages, entities and architectures which make use of that package must be recompiled. Also, the package bodies of the dependent package must also be recompiled. In addition, the package body of the modified package must be recompiled. Configuration declarations must also be recompiled.
2. If a package body is changed, then only the package body needs to be recompiled.
3. If a change is made to an entity, then ALL the architectures which make use of that entity (including component declarations and instantiations) must be recompiled. Configuration declarations must also be recompiled.
4. If an architecture is changed, then only that architecture needs to be recompiled.
5. If a configuration is changed, then only that configuration needs to be recompiled.

#### 8.3.2 Automatic Analysis of Dependencies

There exist tools to automatically analyze the dependencies in a VHDL model and to automatically create makefiles, which greatly eases the task of maintaining a large VHDL model. One such set of tools which is truly vendor independent are "vnmk" and "imk" from Qualis Design Corporation<sup>16</sup>. These tools allow a user to quickly generate and retarget the makefiles from one vendor to another, and maintain concurrent makefiles for parallel use of different VHDL toolsets, directly from a single set of VHDL source files.

Some vendors provide mechanisms in their VHDL system to automatically detect a timestamp change in the VHDL source files, and to automatically recompile the necessary files prior to simulation. However, these systems require that an initial compilation be performed first on all the source files.

<sup>16</sup> Qualis Design Corporation can be reached at info@qualis.com

## EXERCISES

- Write a package declaration and package body which includes the following:
  - State\_Typ (Fetch, Decode, FastExecute, SlowExecute)
  - Speed\_Typ (Slow, Fast)
  - Function called NextState which accepts two parameters, one of State\_Typ, and a one of Speed\_Typ and which returns State\_Typ. The function operates as follows:

| Current state | Speed | Next State  |
|---------------|-------|-------------|
| Fetch         | -     | Decode      |
| Decode        | Slow  | SlowExecute |
| Decode        | Fast  | FastExecute |
| FastExecute   | -     | Fetch       |
| SlowExecute   | -     | Fetch       |

- Write an overloaded function "not" which operates on Speed\_Typ. Thus,
  - if Var is of Speed\_Typ, then
  - Var := not Var, -- if Slow then Var will be Fast
- Write an empty entity and an architecture with a signal of State\_Typ initialized to Fetch, and another signal of Speed\_Typ initialized to Slow. Write a process which makes use of the package and which performs the following:
  - State signal cycles every 100 ns from fetch to decode to execute.
  - After the execute cycle the Speed signal is changed to the other speed (the "not" of the original speed).

```
STATE: 100 ns Fetch -> 100ns Decode -> 100 ns FastExecute ->
100ns Fetch -> 100ns Decode -> 100 ns SlowExecute ->


100 ns Fetch -> 100ns Decode -> 100 ns FastExecute ->
100ns Fetch -> 100ns Decode -> 100 ns SlowExecute -> -- etc.
```

Use the functions defined in the package.

- Write 2 entities and architectures where one component reads text data from a file and transfers this data to other component through a port. The other component displays this data to the transcript window. The 2 entities and architecture must use a package called "Char\_Pkg".

Q1. Can the type of signal Data\_s be Std.TextIO\_line? Explain your reasoning.

Q2. How can the transfer of data between the source and destination be synchronized? Is the diagram below correct? If not, make the necessary additions.



- Given the entities A\_Nty, B\_NTY, and the architectures A\_a and B\_a, and the packages A\_Pkg and B\_Pkg define the compilation order for these VHDL descriptions. In your ordering identify any descriptions which can be compiled LAST.

```

Project : ATEP
File name : a_e.vhd
Title : Entity description
Description : Demo of compilation order

Library ATEP_Lib;

entity A_Nty is
use ATEP_Lib.B_Pkg.all;
use ATEP_Lib.B_Pkg;
end A_Nty;

```

```

File name : a_a.vhd

architecture A_a of A_Nty is
use ATEP_Lib.A_Pkg.all;
use ATEP_Lib.A_Pkg;
begin -- A_a
end A_a;

```

```

File name : b_e.vhd

Library ATEP_Lib;

entity B_Nty is
end B_Nty;

```

```

-- File name : b_a.vhd

architecture B_a of B_Nty is
 component A_Nty
 end component;
begin -- B_a
 U1: A_Nty;
end B_a;

```

```

-- File name : a_p.vhd

library ATEP_Lib;
use ATEP_Lib.B_Pkg.all;
use ATEP_Lib.B_Pkg;

package A_Pkg is
end A_Pkg;

```

```

-- File name : b_p.vhd

library ATEP_Lib;

package B_Pkg is
end B_Pkg;

```

5. It is desired to define a record type in a manner similar to the following:

```

type CompAttr_Typ is
record
 Name : string; -- type string is array (positive range <>) of character;
 Delay : integer;
 Latency : integer;
end record;

```

However, string is unconstrained, and thus illegal. Find a solution so that a variable of type CompAttr\_Typ can accommodate names of variable lengths. Write an entity/architecture with a process which updates a variable of CompAttr\_Typ type.

*Hint: Use TextIO.Line type, and procedure TextIO.Write to define the contents of the string.*

6. If type line is used as a type of a field of a record, can a signal be declared of that record type? Explain your rationale.

## 9. USER DEFINED ATTRIBUTES, SPECIFICATIONS, AND CONFIGURATIONS

User defined attributes are useful in qualifying or specifying design characteristics which are often used by other tools, such as logic synthesizers. This chapter expands the definition and applications of user defined attributes including attribute declarations and attribute specifications.

A configuration binds instances of components with one of many architectures defined for each of the components. This chapter discusses configuration specifications with the default and explicit binding. It also discusses a preferred configuration method called the configuration declaration.

### 9.1 ATTRIBUTE DECLARATIONS

[1] An attribute is a value, function, type, range, signal, or constant that may be associated with one or more named entities in a description. There are two categories of attributes:

1. *Predefined attributes provide information about named objects in a description* (e.g. 'delayed', 'last\_value', 'range', etc.) (see appendix E for a summary of the definitions)
2. *User-defined attributes are constants of arbitrary types, and are used in attribute specifications to qualify additional information about an item (such as the capacitance load on ports).*

The syntax for user defined attributes is as follows:

```
attribute_declaration ::=
 attribute_identifier : type_mark; -- the identifier is the designator of the attribute.
```

### 9.2 USER-DEFINED ATTRIBUTES

[1] Attributes may be associated with an entity declaration, an architecture, a configuration, a procedure, a function, a package, a type, a subtype, a constant, a signal, a variable, a component, a label, a literal, a unit, a group, or a file. The association is defined in the specification of the item (see section 9.3).

In a manner similar to object declarations (e.g. variables and signals) where types have to be defined prior to declaring objects of those types, attributes must first be declared (so that the type of the attribute designator is known) before attributes for the objects (or other named items) can be specified. The attribute declarations can be located wherever declarations (such as type and subprogram declarations) are made. Thus, attribute declarations can be placed in packages, in entities, and in architectures.

**SM** When several attributes related to a common design are declared, use packages for the attribute declarations. In packages, define constants for the values of those attributes if they pertain to the design.

**Rationale:** When common attributes and constant values for those attributes are declared in packages, readability and code maintenance is enhanced. When the named entity (e.g. subprogram, architecture, entity, type, ..) uses the attribute package, then the package becomes "bound" to the named entity, and any change to the package declaration requires a recompilation of the files using those attributes.

Figure 9.2-2 is an example of a package for the attribute declarations of parameters used in the specification of a typical component. Note that the electrical and environmental characteristics and constants for these characteristics are declared in this package, and will be bound to an entity in the entity declaration. This package makes use of the package *Units\_Pkg* shown in figure 9.2-1. Section 9.3 explains how attribute declarations are used for the attribute specifications of named entities.

```
package Units_Pkg is
 type Current_Type is range -2147483647 to 2147483647
 units
 nA; -- base unit, nano Amp
 uA = 1000 nA; -- micro Amp
 mA = 1000 uA; -- milli Amp
 Amp = 1000 mA; -- Amperes
 end units;
```

```
type Volt_Type is range -2147483647 to 2147483647
units
 uV; -- base unit, micro Volt
 mV = 1000 uV; -- milli Volt
 V = 1000 mV; -- Volt
end units;

type DegreeC_Type is range -1E3 to 1E3
units
 C; -- base unit, Celcius
end units;

type Radiation_Type is range 0 to 1E9
units
 rad; -- base unit,
 KRad = 1000 Rad; -- 1000 rads
 MRad = 1000 KRad; -- 10E6 rad
end units;

type Frequency_Type is range 0 to 2147483647
units
 Hz; -- base unit, Hertz
 KHz = 1000 Hz;
 MHz = 1000 KHz;
end Units_Pkg;
```

Figure 9.2-1 Units Package, ch9\_dir\units\_p.vhd

```
library ATEP_Lib;
use ATEP_Lib.Units_Pkg.all;
use ATEP_Lib.Units_Pkg;

package FPGAs_Pkg is
 attribute Supply_Voltage_Min : Units_Pkg.Volt_Type;
 attribute Supply_Voltage_Max : Units_Pkg.Volt_Type;
 attribute Operating_Temp_Min : Units_Pkg.DegreeC_Type;
 attribute Operating_Temp_Max : Units_Pkg.DegreeC_Type;
 attribute High_Level_Vin_Min : Units_Pkg.Volt_Type;
 attribute High_Level_Vin_Max : Units_Pkg.Volt_Type;
 attribute Low_Level_Vin_Min : Units_Pkg.Volt_Type;
 attribute Low_Level_Vin_Max : Units_Pkg.Volt_Type;
 attribute High_Level_Vout_Min : Units_Pkg.Volt_Type;
 attribute High_Level_Vout_Max : Units_Pkg.Volt_Type;
 attribute Low_Level_Vout_Min : Units_Pkg.Volt_Type;
 attribute Low_Level_Vout_Max : Units_Pkg.Volt_Type;
 attribute Input_Leakage_Imin : Units_Pkg.Current_Type;
 attribute Input_Leakage_Imax : Units_Pkg.Current_Type;
 attribute Power_Supply_Imin : Units_Pkg.Current_Type;
 attribute Power_Supply_Imax : Units_Pkg.Current_Type;
 attribute Radiation_Hardness : Units_Pkg.Radiation_Type;
 attribute Maximum_Frequency : Units_Pkg.Frequency_Type;
 attribute Minimum_Frequency : Units_Pkg.Frequency_Type;
 attribute Input_Rise_Time_Max : time;
 attribute Input_Fall_Time_Max : time;
 constant Supply_Voltage_Min_C : Units_Pkg.Volt_Type := 4_750 mV;
 constant Supply_Voltage_Max_C : Units_Pkg.Volt_Type := 5_250 mV;
 constant Operating_Temp_Min_C : Units_Pkg.DegreeC_Type := 0 C;
 constant Operating_Temp_Max_C : Units_Pkg.DegreeC_Type := 470 C;
 constant High_Level_Vin_Min_C : Units_Pkg.Volt_Type := 2 V;
 constant High_Level_Vin_Max_C : Units_Pkg.Volt_Type := 5_550 mV;
 constant Low_Level_Vin_Min_C : Units_Pkg.Volt_Type := 300 mV;
 constant Low_Level_Vin_Max_C : Units_Pkg.Volt_Type := 800 mV;
 constant High_Level_Vout_Min_C : Units_Pkg.Volt_Type := 2_400 mV;
 constant High_Level_Vout_Max_C : Units_Pkg.Volt_Type := 500 mV;
 constant Low_Level_Vout_Min_C : Units_Pkg.Volt_Type := -10 uA;
 constant Low_Level_Vout_Max_C : Units_Pkg.Volt_Type := -10 uA;
 constant Input_Leakage_Imin_C : Units_Pkg.Current_Type := 4_750 mV;
 constant Input_Leakage_Imax_C : Units_Pkg.Current_Type := 5_250 mV;
 constant Power_Supply_Imin_C : Units_Pkg.Current_Type := 0 C;
 constant Power_Supply_Imax_C : Units_Pkg.Current_Type := 470 C;
 constant Radiation_Hardness_C : Units_Pkg.Radiation_Type := 2 V;
 constant Maximum_Frequency_C : Units_Pkg.Frequency_Type := 5_550 mV;
 constant Minimum_Frequency_C : Units_Pkg.Frequency_Type := 300 mV;
 constant Input_Rise_Time_Max_C : time := 800 mV;
 constant Input_Fall_Time_Max_C : time := 2_400 mV;
end FPGAs_Pkg;
```

Attribute declarations (IdentifierName + type)

These constants will be used in the attribute specifications

```

constant Input_Leakage_Max_c : Units_Pkg.Current_Typ := 10 uA;
constant Power_Supply_Imin_c : Units_Pkg.Current_Typ := 45 mA;
constant Power_Supply_Imax_c : Units_Pkg.Current_Typ := 90 mA;
constant Radiation_Hardness_c : Units_Pkg.Radiation_Typ := 10E3 rad;
constant Maximum_Frequency_c : Units_Pkg.Frequency_Typ := 10 MHz;
constant Minimum_Frequency_c : Units_Pkg.Frequency_Typ := 0 Hz;
constant Input_Rise_Time_Max_c : time := 500 ns;
constant Input_Fall_Time_Max_c : time := 500 ns;
end FPGA_Pkg;

```

Figure 9.2-2 Package for Attribute Declaration of a Typical FPGA Device, ch9\_dir/fpga\_p.vhd

### 9.3 SPECIFICATIONS

[1] A specification associates additional information with a previously declared (named) entity. The kinds of specifications include:

1. Attribute specifications which associates user-defined attributes with one or more named entities, and define the values of those attributes for those named entities (e.g. label, entity, architecture, signal, etc.). The attribute specification is said to *decorate* the named entity.
2. Configuration specifications which [1] associates binding information with component labels representing instances of a given component declaration.
3. Disconnect specifications is now considered OBSOLETE because of the introduction of Std\_Logic\_1164 package which utilizes the "Z" state for a disconnect method. The disconnect specification is not discussed in this book.

[1] A specification always relates to named entities that already exists. Thus a given specification MUST either FOLLOW or (in certain cases) be contained within the declaration of the named entity to which it relates. Furthermore, a specification MUST always appear either immediately within the same declarative part as that in which the declaration of the named entity appears, or (in the case of specifications that relate to design units or the interface objects of design units, subprograms, or block statements) immediately within the declarative part associated with the declaration of the design unit, subprogram body, or block statement.

#### 9.3.1 Attribute Specifications

Attribute specifications typically add information used by other tools. For example, the attribute ARRIVAL for a signal could be used by the synthesizer to optimize the design given the arrival time of a signal. The attributes PackType and PinNumber could be used by a board placement and route program tool that supports the VHDL attributes to place and route the package of the device onto a circuit board. The syntax for attributes is as follows:

```

attribute_specification ::=
attribute attribute_designator of entity_specification is expression ;

```

```

attribute_designator ::=
attribute_simple_name

```

```

LibName.PkgName.Designator is ILLEGAL
-- Must be simple name

```

```

entity_specification ::=
entity_name_list : entity_class

```

```

entity_class ::=
entity
| architecture
| configuration
| procedure
| function
| package
| type
| subtype
| constant
| signal
| variable
| component
| label

```

```

entity_name_list ::=
entity_designator { entity_designator }
| others
| all

```



Unlike objects declared in packages (e.g. constants, signals), attribute designator MUST be a simple name (LRM), and the package path cannot be provided. Thus identify source of package either as comment lines, or as single comment line for a common grouping of attribute specifications.

*Rationale: It is essential to provide good documentation when producing VHDL code. Unlike objects, types, and subprograms declared in packages, VHDL does not allow a complete path when accessing those named entities. The name for an attribute must be simple name. Thus, providing the path in comments is deemed essential for good documentation.*

An architecture can test a user attribute in the same manner as the predefined attributes by naming the identifier with attribute followed by the "tick" symbol (i.e. '), followed by the attribute. For example:

```

-- With this attribute declaration:
attribute InputRiseTime_Max : time;

-- With the entity_designator Data defined as a port of an entity or a signal
-- of an architecture, the following attribute specification can be defined:
attribute InputRiseTime_Max of Data : signal is 10 ns;

-- The attribute value can be read in the architecture as follows:
if Data'InputRiseTime_Max < 15 ns then ... -- Reading of attribute

```

Table 9.3.1 identifies potential applications and examples for attribute specifications. Figure 9.3-1 represents the attribute specifications for an FPGA entity, making use of the attribute declaration package and the unit package previously described. Figure 9.3-2 represents examples for attribute declaration, attribute specification, and use of user defined attributes for an entity, variables and procedures.

Table 9.3.1 Potential Applications of Attribute Specifications

| Named Entity                                                   | Typical Attribute Applications                                                                                                 | Attribute Specification Example                                                                             | Comments                                                                                                                                              |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Entity                                                         | Characteristics of component (Supply voltages, maximum frequency, temperature range, packaging, size, etc.)                    | attribute Leakage_Min of FPGA_Nty : entity is 10 nA;<br>attribute MAX_AREA of UART_Nty : entity is 25.0;    | Attributes useful to document operating characteristics of the component. Architecture can make use of the entity attributes to modify timing delays. |
| Architecture                                                   | Identification of technology, or other items related to the architecture (e.g. area)                                           | attribute Technology of FPGA_a: architecture is CMOS;                                                       | Attributes could be used by a synthesizer tool to select a library. However, generally a target library is supplied to the synthesizer.               |
| Signal                                                         | Characteristics of pins on a port, such as capacitance and drive loading, signal arrival time, driver type, pin numbering etc. | attribute Pin_Numb of Address3 : signal is "A1";<br>attribute Arrival of Addr3 : signal is 55 ns;           | Attributes can be used by synthesizer to optimize the design. They could also be used by a circuit board placement and route program.                 |
| Label                                                          | Characteristics of instances of components                                                                                     | attribute DONT_TOUCH of U1_Mpy_Nty : label is true;                                                         | Could be used by synthesizer to characterize the handling of instances of components (e.g. avoid optimization, optimize for speed, area, etc.)        |
| procedure function                                             | Characteristics of subprograms                                                                                                 | attribute MaxSpeed of Parity_Tree : procedure is true;                                                      | Not often used. Could be used by synthesizer to select a particular implementation or optimization.                                                   |
| Configuration package type subtype constant component variable | Attributes used to characterize information about objects or types or configurations.                                          | attribute Optimistic of MaxDelay_c : constant is true;<br>attribute Size of Line_v : Std.TextIO_line is 80; | Not often used. Architecture could test for attributes. Examples:<br>If MaxDelay_c Optimistic then ...<br>If Line_v'length > Line_v'Size then ...     |

```

Library Atep_Lib;
Library IEEE;
use IEEE.Std_Logic_1164.all;

entity FPGA_Nty is
generic (Ffdelay_g : time := 100 ns);
port (
 Address1 : out Std_Logic; -- 2 bit address
 Address0 : out Std_Logic; -- 2 bit data
 Data0 : inout Std_Logic; --
 RdWf : out Std_Logic; -- Read/ Write active Low
 WeF : out Std_Logic; -- Write Enable
 VCC : in Std_Logic; -- Supply voltage
 GROUND : in Std_Logic);
attribute Pin_Numb : String; -- attribute declaration
attribute Pin_Numb of Address1 : signal is "A3"; -- attribute specification
...
attribute Pin_Numb of VCC : signal is "B4";
attribute Pin_Numb of GROUND : signal is "C4";
-- NOTE: attribute declarations and constants
-- are defined in package ATEP.Lib.FPGA_Pkg
-- Package paths for the constants are not identified because the line
-- would be very long, and would not add any more information than what is
-- provided in this comment.
use Atep.Lib.FPGA_Pkg.all;

attribute Supply_Voltage_Min of FPGA_Nty : entity is Supply_Voltage_Min_C;
attribute Supply_Voltage_Max of FPGA_Nty : entity is Supply_Voltage_Max_C;
attribute Operating_Temp_Min of FPGA_Nty : entity is Operating_Temp_Min_C;
attribute Operating_Temp_Max of FPGA_Nty : entity is Operating_Temp_Max_C;
attribute High_Level_Vin_Min of FPGA_Nty : entity is High_Level_Vin_Min_C;
attribute High_Level_Vin_Max of FPGA_Nty : entity is High_Level_Vin_Max_C;
attribute Low_Level_Vin_Min of FPGA_Nty : entity is Low_Level_Vin_Min_C;
...
attribute Minimum_frequency of FPGA_Nty : entity is Minimum_frequency_C;
attribute Input_Rise_Time_Max of FPGA_Nty : entity is Input_Rise_Time_Max_C;
attribute Input_Fall_Time_Max of FPGA_Nty : entity is Input_Fall_Time_Max_C;
end FPGA_Nty;

```

Figure 9.3 -1 Attribute Specifications for an FPGA Entity, ch9\_dir\fpga\_e.vhd

```

Library ATEP_Lib;
-- The Attributes package is supplied on disk in file ch9_dir\attrib_p.vhd
use ATEP.Lib.Attributes;
use ATEP.Lib.Units_Pkg.all;
use Atep.Lib.FPGA_Pkg.all;
use Atep.Lib.FPGA_Pkg;

entity Attributes_Nty is
port (Address : out Bit_Vector(31 downto 0);
 Data : inout Bit_Vector(31 downto 0);
 RdWf : out Bit);
attribute Pin_Numb : String;

attribute Arrival of Address : signal is 20.2; -- ns, package ATTRIBUTES
attribute Arrival of others : signal is 15.0; -- ns, package ATTRIBUTES
attribute Load of all : signal is 50.0; -- pF, package ATTRIBUTES

attribute Pin_Numb of RdWf : signal is "1";
attribute Pin_Numb of Address : signal is "2 to 33";
attribute Pin_Numb of Data : signal is "34 to 66";

```

Figure 9.3 -2 Attribute Specifications for an FPGA Entity, ch9\_dir\fpga\_e.vhd

↑ **Attribute** Identify which package the attributes declarations are declared.

↑ **Must be simple name.** This path is not allowed here.

9.4 CONFIGURATION SPECIFICATION

[1] A configuration specification associates binding information with component labels representing instances of a given component declaration. In other words, if an architecture instantiates components, each of which may have several architectural representations (e.g. behavior, gate level), then that architecture can specify a binding for each instance of that component to a particular architecture. [1] A binding indication associates component instances with a particular design entity. If an explicit binding indication is not provided, then the default binding indication will apply (see next section). So far, in all the previous examples, the default binding indication was used by the simulator because no explicit binding indication was provided. Figure 9.4 demonstrates various architectures for a component.




Figure 9.4 Architectures of a Component

9.4.1 Default Binding Indication

In an architecture, if no binding indication is provided, and if the component IDENTIFIER in the component declaration is the SAME as the ENTITY name, then the default binding for that component is the ENTITY associated with that component, and its architecture is the most recently analyzed architecture body associated with the entity declaration. The architecture identifier is determined during elaboration. The default binding indication includes a default generic map defined in the entity declaration.

Whenever possible, when declaring components in an architecture, use the component name the entity associated with that component.

*Rationale:* This approach enhances code readability because the name of the entity associated with the component is the identifier for the component. In addition, it allows the use of default binding for simple design cases. In addition, some synthesizers require that the default binding be used.

```

attribute Supply_Voltage_Min of Attributes_Nty : entity
is FPGA_Pkg.Supply_Voltage_Min_c; -- Atep.Lib.FPGA_Pkg
attribute Input_Rise_Time_Max of Attributes_Nty : entity
is FPGA_Pkg.Input_Rise_Time_Max_c; -- Atep.Lib.FPGA_Pkg
end Attributes_Nty;

architecture Attributes_a of Attributes_Nty is
-- Procedure: TestAllOnes
procedure TestAllOnes (constant Data_c : in Bit_Vector;
variable AllOnes_v : out boolean) is
alias DataA_c : Bit_Vector(Data_c'length - 1 downto 0) is Data_c;
variable String20_v : string(1 to 20) := "12345678901234567890";
attribute MaxSize : natural; -- attribute specification
attribute MaxSize of String20_v : variable is 10; -- attribute declaration
begin -- procedure TestAllOnes
AllOnes_v := true;
LpI_Lbl : for Idx_i in DataA_c'range loop
if DataA_c(IdX_I) = '0' then
AllOnes_v := false;
exit LpI_Lbl;
end if;
end loop LpI_Lbl;
-- Test of variable attribute
assert String20_v'MaxSize >= String20_v'length
report "String20_v'MaxSize < String20_v'length "
severity warning;
end TestAllOnes;

type Technology_Typ is (CMOS, TTL, ECL);
attribute Technology : Technology_Typ;
attribute Technology of TestAllOnes : procedure is CMOS;

begin -- Attributes_a
Test_Lbl : process
variable Arrival_v : real := Address'Arrival; -- use of attributes
variable Load_v : real := Data'Load;
variable RdWF_v : real := RdWF'Arrival;
variable AllOnes_v : boolean;
begin -- process Test_Lbl
if Attributes_Nty'Supply_Voltage_Min > 4_500 mV then
assert false
report " Minimum supply voltage is too low"
severity warning;
end if;
Address <= X"ABCD 1234" after integer(Address'Load + 0.7) + 1 ns;
Data <= X"0123 4567" after integer(Data'Load + 0.7) + 1 ns;
RdWF <= '0' after integer(Data'Arrival + 1.2) + 1 ns;
if TestAllOnes'Technology = CMOS then
TestAllOnes(Data_c => Data,
TestAllOnes(AllOnes_v => AllOnes_v));
end if;
wait;
end process Test_Lbl;
end Attributes_a;

```

Figure 9.3-2 Applications of User Defined Attributes, ch9\_dir'attrib2.vhd

Figure 9.4.1 represents a component `Design_Nty` with two potential architectures `design1_a` and `design2_a`. The component is instantiated in architecture `DesignTop_a`. This component is bound to entity `Design_Nty` by default because there is no configuration specification statements. In addition, the architecture for that entity is the most recently compiled version of the architecture. Thus, if file `"design1_a.vhd"` is compiled after `"design2_a.vhd"`, then the architecture used during simulation is `Design1_a`.

```

-- File name : design_e.vhd
entity Design_Nty is
 generic(Limit_g : natural := 20);
end Design_Nty;

-- File name : design1_a.vhd
architecture Design1_a of Design_Nty is
begin
 assert false
 report "This is Design1_a"
 severity note;
end Design1_a;

-- File name : design2_a.vhd
architecture Design2_a of Design_Nty is
begin
 assert false
 report "This is Design2_a"
 severity note;
end Design2_a;

```

Figure 9.4.1 Implicit or Default Binding of a Component, `ch9_dir\design_e.vhd; ch9_dir\dsdtop_e.vhd`

#### 9.4.2 Explicit Binding Indication in Configuration Specifications

The explicit binding of components is often used in VHDL to examine the modeling of a different representation of the design under test. These representations could include in a top-down design methodology the modeling of a unit under test (UUT) at the behavioral level, or at the Register Transfer Level (RTL) prior to synthesis, or at the structural level with representations and connection of every gate and flip-flop in the design. Note that some synthesizers can automatically write synthesized designs into structural VHDL representation, but it is only machine readable (i.e. it is not for humans). There are two ways to perform binding:

1. **Configuration specification:** This approach is used to specify the bindings of components in the architecture which instantiates the components
2. **Configuration declaration (see section 9.5):** This approach uses a separate design to specify the binding of components to entities and architecture.

**SM** Use the configuration declaration method to bind components to entities/architectures if more than one architecture exists for the entity.

**Rationale:** Configuration declarations represent separate design units and allow for late binding of components.

The syntax for configuration specification and explicit binding is as follows:

```

configuration_specification ::=
 for component_specification use binding_indication;
component_specification ::=
 instantiation_list;
 component_name
 | others
 | all
binding_indication ::=
 entity_aspect [generic_map_aspect]
 | port_map_aspect [port_association_list]
 | generic_map_aspect [generic_association_list]
entity_aspect ::=
 entity_name
 | [(architecture_identifier)]
 | configuration_configuration_name
 | open

```

Figure 9.4.2 represents a configuration specification example with components of same and different names as their corresponding entity names. Example of the default configuration specification is also demonstrated.

```

-- File name : cfgspec.vhd
-- Title : Configuration Specification Example
entity AndGate_Nty is
 generic (DlyIO_g;
 port (I1: in Bit;
 I2: in Bit;
 O: out Bit);
end AndGate_Nty;

entity XorGate_Nty is
 generic (DlyIO_g;
 port (I1: in Bit;
 I2: in Bit;
 O: out Bit);
end XorGate_Nty;

architecture AndGate_a of AndGate_Nty is
begin
 O <= I1 and I2 after DlyIO_g;
end AndGate_a;

architecture XorGate_a of XorGate_Nty is
begin
 O <= I1 xor I2 after DlyIO_g;
end XorGate_a;

```



```

package Gates_Pkg is
 component AndGate
 generic (DlyIO_g : time := 4 ns);
 port (A : in Bit;
 B : in Bit;
 C : out Bit);
 end component;
 component AndGate_Nty
 generic (DlyIO_g : time := 4 ns);
 port (I1 : in Bit;
 I2 : in Bit;
 O : out Bit);
 end component;
end Gates_Pkg;

```

This component has a different name and different interfaces than the entity AndGate\_Nty

```

component XorGate_Nty
 generic (DlyIO_g : time := 4 ns);
 port (I1 : in Bit;
 I2 : in Bit;
 O : out Bit);
end component;

```

```

library ATEP_Lib;
use ATEP_Lib.Gates_Pkg.all;

```

Components declared in this package are visible in this architecture. Thus, there is no need to redeclare those components.

```

entity Structure_Nty is
end Structure_Nty;

architecture Structure_a of Structure_Nty is
 -- This architecture implements the equation:
 Out_s <= ((In1_s and In2_s) and In3_s) xor In4_s;
 signal And2a_s : Bit := '0';
 signal In1_s : Bit := '0';
 signal In2_s : Bit := '1';
 signal In3_s : Bit := '1';
 signal In4_s : Bit := '0';
 signal Out_s : Bit := '0';
end architecture;

```

This example demonstrates the mapping of generics and ports which have different names between the component AndGate and its corresponding mapping to AndGate\_Nty for U1\_AndGate: AndGate use

```

entity ATEP_Lib.AndGate_Nty(AndGate_a)
 generic map(DlyIO_g => DlyIO_g)
 port map
 (I1 => A,
 I2 => B,
 O => C);

```

Formal parameters of AndGate\_Nty mapped (=>) to Actual parameters of AndGate component

```

-- Since the name of the component is the same as its
-- corresponding entity, no port map is required.
for U2_AndGate: AndGate_Nty use
 entity ATEP_Lib.AndGate_Nty(AndGate_a);

```

```

-- Since NO binding is defined for XorGate_Nty, the default bind is
-- used (i.e. XorGate_Nty entity and latest compiled XOR architecture
-- for this entity
begin
 U1_AndGate: AndGate
 generic map(DlyIO_g => 5 ns)
 port map
 (A => In1_s,
 B => In2_s,
 C => And2a_s);
 -- component instantiations

```

```

U2_AndGate_Nty: AndGate_Nty
 -- generic map(DlyIO_g => 5 ns)
 port map
 (I1 => And2a_s,
 I2 => In3_s,
 O => And2b_s);
 -- ((In1_s and In2_s) and In3_s)
U3_XorGate_Nty: XorGate_Nty
 generic map(DlyIO_g => 6 ns)
 port map
 (I1 => And2b_s,
 I2 => In4_s,
 O => Out_s);
 -- ((In1_s and In2_s) xor In4_s)
end Structure_a;

```

The generic can be omitted if default is intended, or if configuration declaration redefines it.

Figure 9.4.2 Configuration Specification Example, ch9\_dir\cfgspec.vhd

9.5 CONFIGURATION DECLARATION

The configuration declaration uses a separate design to specify the binding of components to entities and architectures. The syntax is as follows:

```

configuration_declaration ::=
 configuration_identifier of entity_name is
 configuration_declarative_part
 block_configuration
end [configuration]
[configuration_simple_name];

configuration_declarative_part ::=
 { configuration_declarative_item }

configuration_declarative_item ::=
 configuration_use_clause
 | attribute_specification

block_specification ::=
 architecture_name
 | block_statement_label
 | generate_statement_label
 [((index_specification))]

block_configuration ::=
 for block_specification
 { use_clause }
 (configuration_item)
end for;

configuration_item ::=
 block_configuration
 | component_configuration

component_configuration ::=
 component_specification
 for component_specification
 [use binding_indication]
 [block_configuration]
end for;

component_specification ::=
 component_name
 instantiation_list : component_name

```

Given the same packages and components used in the previous example, file "cfgdecl.vhd" was modified to reflect the deferred binding of components in architecture "structure\_a". In addition, a configuration design unit was added to show the late binding. Figure 9.5-1 demonstrates the "structure\_a" architecture with the deferred binding, and the configuration design unit.

```

library ATEP_Lib;
use ATEP_Lib.Gates_Pkg.all;
use ATEP_Lib.Gates_Pkg;

entity Structure_Nty is
end Structure_Nty;

architecture Structure_a of Structure_Nty is
 signal And2a_s : Bit := '0';
 signal And2b_s : Bit := '0';
 signal In1_s : Bit := '1';
 signal In2_s : Bit := '1';
 signal In3_s : Bit := '1';
 signal In4_s : Bit := '0';
 signal Out_s : Bit := '0';

begin -- Structure_a
 U1_AndGate: AndGate
 generic map(DlyIO_g => 5 ns)
 port map
 (A => In1_s,
 B => In2_s,
 C => And2a_s); -- (In1_s and In2_s)

 U2_AndGate_Nty: AndGate_Nty
 -- generic map(DlyIO_g => 5 ns)
 port map
 (I1 => And2a_s,
 I2 => In3_s,
 O => And2b_s); -- ((In1_s and In2_s) and In3_s)

 U3_XorGate_Nty: XorGate_Nty
 generic map(DlyIO_g => 6 ns)
 port map
 (I1 => And2b_s,
 I2 => In4_s,
 O => Out_s); -- ((In1_s and In2_s) and In3_s) xor In4_s;

end Structure_a;

library ATEP_Lib;
configuration Structure_Cfg of Structure_Nty is
use ATEP_Lib.Gates_Pkg.all;
for Structure_a -- Top level architecture of Structure_Nty
entity ATEP_Lib.AndGate use
 generic map(DlyIO_g => DlyIO_g)
port map
 (I1 => A,
 I2 => B,
 O => C);
end for;
-- Since the name of the component is the same as its
-- corresponding entity, this statement binds the entity
-- to the desired architecture
for U2_AndGate_Nty: AndGate_Nty use
entity ATEP_Lib.AndGate_Nty(AndGate_a);
end for;
-- Since NO binding is defined for XorGate_Nty, the default bind is
-- used (i.e. XorGate_Nty entity and latest compiled XOR architecture
-- for this entity
end for;
end Structure_Cfg;

```

This architecture implements the equation:  
 Out\_s <= (In1\_s and In2\_s) and In3\_s) xor In4\_s

The generic can be omitted if default is intended, or if configuration declaration redefines it.

Actual component name is "AndGate" which is mapped into "AndGate\_Nty"

Formal parameters of AndGate\_Nty mapped (=>) to Actual parameters of AndGate component

Figure 9.5-1 "Structure\_a" Architecture and Configuration design unit, ch9\_dir\cfgdecl.vhd

An example of a hierarchical design is shown graphically in Figure 9.5-2. An example which binds hierarchical components in a configuration declaration is shown in figure 9.5-3.




Figure 9.5-2 Hierarchical Design

```

... -- File includes all the sublevels
entity Structure3_Nty is
end Structure3_Nty;

architecture Structure3_a of Structure3_Nty is
component Structure_Nty
end component;

begin
 U1_Structure_Nty: Structure_Nty; -- component instantiation
end Structure3_a;

library ATEP_Lib;
use ATEP_Lib.Gates_Pkg.all;

configuration Structure3_Cfg of Structure3_Nty is
for Structure3_a
for U1_Structure_Nty: Structure_Nty
for Structure_a
for U1_AndGate: AndGate use
entity ATEP_Lib.AndGate_Nty(AndGate_a)
generic map(DlyIO_g => DlyIO_g)
port map
 (I1 => A,
 I2 => B,
 O => C);
end for;
-- U1_And

for U2_AndGate_Nty: AndGate_Nty use
entity ATEP_Lib.AndGate_Nty(AndGate_a);
end for;
-- U2_And

for U3_XorGate_Nty: XorGate_Nty use
entity ATEP_Lib.XorGate_Nty(XorGate_a);
end for;
-- U3_Xor
-- Struct_a
-- U1_Struct
-- struct3_a
end for;
end Structure3_Cfg;

```

Figure 9.5-3 Binding of Components of a hierarchical design with a Configuration Declaration, Ch9\_dir\hierarch.vhd

### 9.5.1 Binding with configured components

If an architecture instantiates a component which already has a configuration defined, then that configuration can be used for an instance of that component. Figure 9.5.1 represents an example which instantiates the component Structure\_Nty.

```

library ATEP_Lib;
configuration Structure3_Cfg of Structure3_Nty is
for Structure3_a
 use configuration ATEP_Lib.Structure_Cfg;
end for;
end Structure3_Cfg;

```

Figure 9.5.1 Binding with Configured Component, ch9\_dir\struct3.vhd

### 9.5.2 Deferring the Binding of an Instance of a Component

There can only be one binding for a component in VHDL'87. If a component is bound in an architecture or configuration body then there cannot be another binding in a higher level configuration body associated with that component. Since it's possible to construct a nested configuration hierarchy, and each level might possibly contain a binding statement associated with a component, the open binding statement in a configuration specification allows for an explicit binding statement at a lower binding level, deferring the binding to a higher level. If the binding statement is omitted then it is equivalent to the open. Once bound though, there can be no higher level binding. And of course every component should have a binding before elaboration completes.

In VHDL'93 the binding philosophy is different and higher level bindings replace lower level bindings. Aside from this difference, everything else is the same as VHDL'87. It is ambiguous as to what should happen if a component is not bound (i.e. it is either bound with the open, or no default binding can be found). Note that an open binding in a configuration declaration cannot be redefined in another, higher level, configuration declaration (i.e. a configuration declaration, once "used" in a higher level configuration declaration, cannot be modified). It would be desirable if the open binding can be used in a configuration declaration to specify that no design entity is implied (instead of just deferred). This feature would be very useful when it is desired to remove a component from an architecture without making modifications to the architecture which instantiates this component. This component "removal" concept is NOT yet available in VHDL.

Figure 9.5.2 represents a configuration of a deferred component with such an ambiguity.

```

library ATEP_Lib;
configuration Structure2_Cfg of Structure_Nty is
use ATEP_Lib.Gates_Pkg.all;
for Structure_a -- Top level architecture of Structure_Nty
 use U1_AndGate: AndGate use
 entity ATEP_Lib.AndGate_Nty(AndGate_a)
 generic map(DlyIO_g => Dly_g)
 port map
 (I1 => A,
 I2 => B,
 O => C);
end for;

for U2_AndGate Nty: AndGate_Nty use
entity ATEP_Lib.AndGate_Nty(AndGate_a);
end for;

-- This is ambiguous. U3_XorGate_Nty can no longer
-- be redefined in a higher level configuration declaration
-- which makes use of this current configuration declaration.
for U3_XorGate_Nty: XorGate_Nty use open;
end for;
end Structure2_Cfg;

```

Figure 9.5.2 Configuration of a Deferred Component with ambiguity, ch9\_dir\deferd\_c.vhd

## EXERCISES

1. In a package declare attributes necessary to position a component (X and Y coordinates of type natural) on a circuit board. Define a Counter entity and specify the attribute position to be (10, 15). Define a simple counter architecture (0 to 3, output is type natural) in which the delay of the value assigned to the counter output is 1.4 times the generic delay if the counter is located on the COLD side of the board (X> 5). Otherwise, the delay is the value of the generic.
2. Define another counter architecture whose delay is insensitive to location.
3. Embed this counter component in a testbench which instantiates the two flavors of counters (i.e. two instances of the component, one for each architecture). Use a configuration specification to bind each instance of the counter entity to each counter architecture.
4. Define another testbench without the configuration specification. Define a configuration declaration to bind each instance of the counter entity to each counter architecture.

## 10. FUNCTIONAL MODELS AND TESTBENCHES

A Functional Model (FM) is a model of a component which represents both the interfaces of the component and the internal operation or structure of the component. This operation can be described at various levels including Instruction Set Architecture (ISA) level, RTL, and gate level. A Bus Functional Model (BFM) is a subset of the Functional Model in that it only models the bus interfaces and bus transactions of the component rather than just its operation.

A VHDL testbench is an environment to simulate and verify the operation of the Unit Under Test (UUT) which represents a design in consideration such as an architecture or package. A testbench may make use of FM and BFM models.

This chapter explains discusses various approaches and methodologies in constructing FMs, BFMs, and testbenches.

### 10.1 FM/BFM MODELING

FMs and BFMs are very useful because they enable the modeling of the interfaces of a complex components, thus providing a "simulatable specification" of the interfaces. Unlike FMs, BFMs do not necessarily emulate the operations of the component, and therefore can be built relatively quickly, and can be quite efficient from a simulation viewpoint. FMs and BFMs are very useful in testbenches where they can be used to verify the operation of the units under test (UUT) when exposed to the interface signals. BFMs are generally easier to construct because the internal complexity of highly integrated devices are generally known by the vendor only, however the signal interfaces and timing parameters are defined in vendor's specification sheets (even though they may not necessarily be sufficient enough to create a BFM).

The functional model (BFM), and sometimes the FM) operational requirements include the following:

1. It must have a means to issue transactions (i.e. the scenarios) on the interface signals (e.g. READ transactions, WRITE transactions, IDLE transactions).
2. It must reflect the correct cycle timing (i.e. phase and clock cycle delays) on the interfaces.
3. It should reflect the correct propagation delays on the interface signals. These delays should be selectable for minimum, typical, maximum, or user defined delays.
4. It must react to the environment just like a real device. For example, if a user wishes to issues 1000 READ and 1000 WRITES transactions, and a Direct Memory Access (DMA) request signal is asserted by the environment after the first transaction, then the BFM must acknowledge the DMA, tri-state the appropriate signals, and stop issuing bus transactions until bus ownership is returned to the microprocessor.
5. If data flow from one model to another model is a requirement, then a means must be provided to transfer the data across the BFM's.
6. It should be able to force bus errors to verify the operations of the UUT's when exposed to errors (e.g. parity errors).
7. It should detect an report bus transaction errors. Note that some of the verification and error reporting functions may be performed by concurrent VHDL statements (e.g. components, procedures), and can be used collectively with the FM/BFM bus error monitors to implement the full error detection requirements of the model.
8. It should be able to log the bus transactions into a file in a human readable format for further analysis of the tests run on the UUT.
9. It may emulate the execution of instructions if mandated by the project.

Two generally accepted modeling approaches for the control of the BFM (and sometimes the FM) scenario generator are used as shown in Figure 10.1-1:

1. Instruction file command format where the instructions and modeling environment is defined in text files. The BFM model reads the files, interprets the instructions, and executes, in VHDL, the bus protocols necessary to achieve those instructions.
2. Architectural command format with in-line VHDL code. This approach may use files as source of data or high level instructions, but in its simplest practical form includes concurrent VHDL statements to execute the desired bus transactions.

One possible architecture for the instruction file command format consists of two concurrent statements:

1. **Read File Process** which reads instructions or data from a file (usually using Sid.TextIO) under the throttle or handshaking control of a Bus Protocol Block. This process also formats the TextIO data into the proper format and data type for easy handling by the Bus Protocol Block.
2. **Bus Protocol Block** which understands the bus protocol, instructs the Read File Process to read an instruction or data from a file, and to transfer the formatted information back to the block. The Bus Protocol Block extracts that information from the Read File Process signals, and executes the formatted instruction using the interface protocol. The Bus Protocol Block may consist of concurrent statements including processes, concurrent signal assignments, and components.

The architectural command format architecture is very similar to the instruction file command format, with the exception that no file is read for the control of the transactions. Transaction or data information is sourced from within the command process in VHDL. Files may be used to transfer additional data or other information to the BFM. The architectural command format basically consists of two blocks:

1. **Command Process** which executes VHDL code under the control of a Bus Protocol Block. This Command Process transfers instruction or data into the proper format and data type for easy handling by the Bus Protocol Block. The Command Process may still access data or instructions from an external file if required.
2. **Bus Protocol Block** which understands the bus protocol and instructs the Command Process to supply more formatted information. The Bus Protocol Block extracts that information from the signals driven by the Command Process, and executes the formatted instruction using the interface protocol.




Figure 10.1-1 Two Potential Architectures for BFM Modeling

There are variations to these architectures. For the instruction file command format, the Read File Process can be substituted by a procedure called by the Bus Protocol Process. However, this is not recommended because there is a lack of distinct separation between the bus protocol portion of the BFM and the actual instruction gathering process.

An interesting variation to the basic architecture for the architectural command format is the conversion of the Bus Protocol Block into a Bus Protocol Component as shown in Figure 10.1-2. This approach provides several advantages:

1. **Functional Separation.** The component clearly separates the bus protocol function from the instruction or data generation function. Unlike concurrent statements which have visibility over all the ports of the BFM entity and all the signals of the BFM architecture, the architecture of the component has limited visibility on only the ports of the components.
2. **Flexibility and Adaptability to changes.** A change to the bus protocol with no change to the interface ports can easily be handled with a configuration declaration which maps the architecture of that component to a newly developed architecture.
3. **Information Hiding.** A component represents a level of hierarchy and represents a single instantiation into the BFM architecture. A process is represented with in-line code which can clutter the readability of the BFM.

**SM** When the architectural command format is used for the architecture of a BFM, represent the bus protocol portion of the design with a component.

*Rationale:* See above mentioned advantages.




Figure 10.1-2 Architectural Command Format with Bus Protocol Component

### 10.1.1 Instruction File Command Format

In certain classes of problems, the stimulus data is inherently defined in text files. Examples of such cases include:

1. **MEMORY data.** This is ROM or RAM data defined through another process, such as the output of a compiler or an assembler which translates high level language code into binary or ASCII code.
2. **Simulation data.** Data derived from an application software representing an image scene to be processed by the UUT.
3. **Old design.** A set of vectors derived from a previous design, such as a simulation "LOG" file.

Examples of data formats are shown below:

1. **One data field per line.** Sequential addressing is implied, e.g.  
`0012_ABCD - 32 bit data field in hex`
2. **Multiple data fields per line.** Sequential addressing is implied, e.g.  
`0123_45AF_FFFF_0000 - memory_address, data`
3. **Instruction followed by data.** A good example of this format is the a "log" format possibly obtained from simulation of old designs. Example:

|            |                  |                   |               |            |
|------------|------------------|-------------------|---------------|------------|
| P          | limestep "1e-10" | - time resolution |               |            |
| T 0        | - timestamp      | time_value        |               |            |
| D/BDO 1 U  | - Data_Definiton | Signal_name       | Signal_Number | Data_Value |
| D/CLK 10 0 | - Data_Definiton | Signal_name       | Signal_Number | Data_Value |
| T 10.1     | - Time           | Time_Value        |               |            |
| S 1 X      | - Signal         | Signal_Number     | Signal_Value  |            |
| T 120.2    | - Time           | Time_Value        |               |            |
| S 10 1     | - Signal         | Signal_Number     | Signal_Value  |            |

Another format represents an instruction set architecture (ISA) instructions that the BFM can execute. This ISA is interpreted by the model which translates the mnemonics into bus signal in accordance to the bus protocol. Thus, for example, "READ A009\_0010", forces a read request at address A009\_0010 (in hex). A "WRITE A300\_FE40 1111\_1111 2222\_2222" forces a write of two words starting at address A300\_FE40 with data represented by the fields following the address.

The advantage of the instruction file format is the complete separation of the application instruction code from the model, and its relative simplicity and straightforward approach. The disadvantages includes the need to define and learn a new assembly like language, the need of an assembler (if jumps, looping and subroutine calls are defined in the instruction set architecture (ISA) of the command language), and the large memory requirements in the model to store the command instructions (required to support looping). Another disadvantage is the complexity involved in the definition of a good ISA which






Figure 10.1.1 represents a model for a RAM memory device, `ch10_dir\memory.vhd`

### 10.1.2 Architectural Command Format

In its simplest form, the architectural command format uses VHDL as the main language in the description of a command process to achieve all data generation and controls (e.g. if, looping). This method allows a user total freedom to define his own local variables, any necessary procedures and packages. The command process transfers a formatted instruction (e.g. READ, WRITE, IDLE) to the Bus Protocol Block which is responsible for translating the requested instruction onto the interfaces using the bus interface protocol. Synchronization between the Bus Protocol Block and the Command Process is achieved through throttle control signals from the Bus Protocol Block. Those control signals are typically handshake signals, such as "Ready\_To\_Send" or "Bus\_Busy".

The Bus Protocol Block consists of concurrent VHDL statements as necessary to translate instructions from the Command Process into low level bus transactions which meet the requirements of the bus protocol.

The main disadvantage to this approach is that the application user must be proficient in VHDL.

Figure 10.1.2-1 represents a generic testbench drawing of a Command Process which instructs a Bus Protocol component to send transactions (READ or WRITE) on a CPU bus. The Bus Protocol component provides the bus interface protocols and receives instructions from the Command Process through the signal "Job\_p". Figure 10.1.2-2 represents the code for the supporting package, and the Bus Protocol entity/architecture. Figure 10.1.2-3 is the code for a testbench architecture which includes the Bus Protocol component, the Command Process, and a clock generator. Figure 10.1.2-4 represents the test results. No UUT is present in this testbench model.




Figure 10.1.2-1 Testbench of an Architecture using a Command Process

```

library IEEE;
use IEEE.std_logic_1164.all;

package Transaction_pkg is
type RdWr_Typ is (Rd, Wr); -- read , write
end package;

type Transaction_Typ is record
Data2Bus : Std_Logic_Vector(31 downto 0);
Address : natural;
Action : RdWr_Typ;
Period : time;
end record;

-- Procedure which provides the READ control signals onto the bus
procedure Read
(constant AddrValue_c : in natural;
constant Period_c : in time;
constant Delay_c : in time;
signal DataBus_s : inout Std_Logic_Vector;
signal Cef_s : out Std_Logic;
signal RdWrF_s : out Std_Logic;
signal Address_s : out natural);
-- Procedure which provides the WRITE control signals onto the bus
procedure Write
(constant AddrValue_c : in Std_Logic_Vector;
constant AddrValue_c : in natural;
constant Period_c : in time;
constant Delay_c : in time;
signal DataBus_s : inout Std_Logic_Vector;
signal Cef_s : out Std_Logic;
signal RdWrF_s : out Std_Logic;
signal Address_s : out natural);
end Transaction_pkg;

```









Use for testbench a complete VHDL simulation environment where the stimuli and verification processes are described in VHDL. Do NOT use any SCL.

*Rationale:* VHDL is superior to vendor specific SCLs for the creation of testbenches in the following respects:

1. **POWERFUL CONSTRUCTS** - VHDL's powerful instruction set and ability to model the concurrent nature of hardware provide the capability to create test models which surround and interact with the UUT in a manner similar to the environment of the UUT. Interaction also means that modification can more easily be made to adapt to design changes. In addition, interaction allows for a comprehensive functional verification of the design and significant cost savings for repeated regression tests.
2. **PORTABILITY** - Testbenches can be used in any simulator which supports the VHDL standard.
3. **COMMON LANGUAGE** - Common language for the design of the UUT and the testbench enhances productivity because designers need to learn only one language.

Thus, the testbench is a VHDL component that instantiates the UUT as a component and uses any of the VHDL constructs (e.g. components instantiation, processes, concurrent signal assignments) to generate stimuli to the UUT in accordance to the interface protocol. The purpose of the testbench includes, in priority order, the following:

1. Stimulus generator(s) to drive the UUT under a variety of test conditions (e.g. normal transactions, error transactions) and configurations (e.g. minimum/maximum delays, fault condition, multiple scenarios, etc.).
2. Verifier to automatically verify that the UUT meets the specifications, and to log all errors (e.g. protocol, signal drive, setup and hold timing, etc.).
3. Report generator to log the simulation transactions of the UUT in a concise human readable format (e.g. report of meaningful transactions versus individual log of signals).

Some guidelines provided by Peter Simander from the European Space Agency (ESA) on the design of testbenches include the following:



A testbench shall be a distinct design unit, separated from the model or package to be verified, and placed in a design library separate from the model itself.

*Rationale:* The distinct design unit and library isolate the UUT from any architecture where the UUT may be used or simulated.



If the testbench incorporates models of components surrounding the model to be tested, they only need to incorporate functions and interfaces required to properly operate the model under test; it is not necessary to develop complete VHDL models of them (i.e. BFM's are sufficient).

*Rationale:* Given the same computing resources, BFM's provide for faster simulation and may be easier to control than a complete modeling of the interface device. However, if the model exists in some acceptable form, then there is no reason to develop one. For example a hardware model (HML) or gate level model of the interface device may be available, and is more accurate; however, it may require additional computing resources..



If external stimuli (e.g. memory data) is required, it shall be implemented by reading an ASCII file using STD.TextIO package to ensure portability.

*Rationale:* External data is usually generated by non-VHDL sources such as the output of an assembler or actual scene data. The model must be designed to easily adapt to changes in the data contents. A file is the most natural method as a means to transport this information into the model and avoids SCLs.



All testbenches for VHDL models should allow automated verification to be performed. Testbenches should be self-checking, reporting success or failure for each sub-test.

*Rationale:* In-line automated verification allows for fast and accurate verification that the UUT performs as intended, and that the UUT interface protocols meet the specifications. This is very useful for regression tests where iterative tests of a design is performed with some minor changes in the timing phase and/or in the data value of stimulus vectors. The alternatives of a manual verification through visual inspection of waveforms is subject to human fatigue and is inefficient. In addition, automation allows for a reduction of future maintenance effort because it enables fast and reliable verification of a model when modification are introduced.

Figure 10.2 represents a generic testbench architecture which incorporates the UUT, the BFM's, and other VHDL constructs.




Figure 10.2 Generic Testbench Architecture

10.2.2 Testbench Design Methodology

**M** Use an orderly approach to arrive at a testbench architecture. Four basic steps are identified and are shown in Figure 10.2.2. These include:

1. Validation plan.
2. List of errors to be detected.
3. Architecture block diagram.
4. Actual testbench design.

**RATIONALE:** Good planning tends to yield more efficient and thorough verification of a design.




Figure 10.2.2 Testbench Design Methodology

10.2.2.1 Validation Plan

Because of the complexity of the tests, a test plan insures that the testbench includes all the necessary functions and validation tests. While this formalism might seem cumbersome to implement, it is generally the most efficient approach to verify a design "completely". A validation plan defines:

1. **WHAT** should be tested in the unit under test,
2. **METHODS** used for the tests,
3. **VALIDATION** approach to ensure that the UUT meets the requirements.

Thus, the validation plan should define the classes of tests, the test mechanisms, and the validation approaches. The test plan does specify the actual test vectors. The test scenarios define the lists of tests to be performed to verify that the UUT meets the requirements. Note that in addition to testing normal operation, it is very important to test incorrect operations, such as illegal input combinations and sequences. The clearest method to define such tests is to build a table which defines the requirements and the tests required to verify such requirement. Figure 10.2.2.1 represents a typical testbench for a UART interfaced to a processor which configures the UART into a mode (parity, number of Stop bits, etc.) and which is controlled by a processor. Table 10.2.2.1 represents an example of a test scenario definition table for a UART. The table is derived from a UUT

interface specifications which is not included in this document (but is available from various UART manufacturers).




Figure 10.2.2.1 Typical Testbench for UART Interfaced to a Processor

Table 10.2.2.1 Example of a Test Scenario Definition Table.

| REQ # | REQUIREMENT DESCRIPTION | TEST METHOD                                                                                                                                   | VALIDATION METHOD                                                                                                                                                                                                                                                                                                                                            |
|-------|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| X-A   | Interface Requirements  | Processor BFM to Read and Write UUT internal registers. Processor programs UUT into its various modes.<br>A UART BFM sends serial data to UUT | Processor BFM verifies contents of UART registers.<br>Protocol verification of transmit data performed by a protocol bus verifier in testbench.<br>- The UART BFM is programmed to send data with good protocol, and data with errors in the protocol (e.g. framing error, parity error, clock rate errors, etc.). Bus protocol bus verifier detects errors. |

| Y.Z | AC TIMING | Signals on interfaces shall be issued with MINIMUM delays, MAXIMUM delays, TYPICAL delays, and ERROR delays under the control of generic parameters defined in the configuration. | - Automatic timing checks and error reporting of timing violations in a report file.<br>- Automatic protocol verification to verify impact of timing delays. |
|-----|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|-----|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|

10.2.2.2 List of errors to be detected

A list of errors to be detected by the testbench provides the following:

1. Defines testbench validation results.
2. Guides UUT designers for errors to detect.
3. Enhances testbench design review process to ensure completeness of tests.

A sample set of errors to be automatically detected by the UART testbench is shown in table 10.2.2.2

Table 10.2.2.2 Summary of Bus Errors to be Detected by the UART Testbench.

| #   | ERROR                                                                           | REQ # |
|-----|---------------------------------------------------------------------------------|-------|
| # 1 | "UART Failed to Detect a Framing Error"                                         | X--   |
| # 2 | "UART Failed to Detect a Parity Error"                                          | X--   |
| # 3 | "UART Failed to send a Serial Word commanded by Processor"                      | X--   |
| # 4 | "UART Failed to Alert Processor of a Received Word"                             | X--   |
| # 5 | "UART Failed to Report an Overrun Error"                                        | X--   |
| # 6 | "UART Transmitted data at an Incorrect Baud Rate"                               | X--   |
| # 7 | "UART Reports Parity Error when Programmed to Ignore Parity"                    | X--   |
| # 8 | "UART Set-up Timing Error on Input _____" (all UART inputs)                     | Y--   |
| # 9 | "UART Failed to meet the required HOLD time on output _____" (all UART Outputs) | Y--   |

10.2.2.3 Architecture block diagram

An accurate testbench block diagram which shows the relationship between different VHDL modules provides for good documentation during the review and analysis stages of the testbench.

10.2.2.4 Testbench design

This step of the testbench design process provides for the VHDL coding of the testbench, and the coding of the test scenarios.





```

signal Violation_s : out Std_Logic;
-- Concurrent Hold Procedure.
-- Wakes up when an event occurs on in or inout signals
-- Upon detection of a violation a short pulse appears on the
-- violation_s signal
procedure Hold
(signal Clk_s : in Std_Logic;
 signal D_s : in Std_Logic;
 constant HoldTime_c : in time;
 constant SignalName_c : in string;
 signal Violation_s : out Std_Logic); -- used for tracing
end SetHold_Pkg;

package body SetHold_Pkg is
procedure Setup
(signal Clk_s : in Std_Logic;
 signal D_s : in Std_Logic;
 constant SetupTime_c : in time;
 constant SignalName_c : in string;
 variable Violation_s : out Std_Logic) is
variable Outline_v : Std.TextIO.line;
variable Outlinef_v : Std.TextIO.line;

```

```

begin
-- Check rising edge of clock
if (Clk_s'event and Clk_s = '1') then
-- Check setup time
if D_s'last_event < SetupTime_c then
Violation_s <= '1', 'L' after 1 ns;
TextIO.Write(Outline_v, string('time '));
TextIO.Write(Outline_v, now);
TextIO.Write(Outline_v, string(' Setup time violation on '));
TextIO.Write(Outline_v, SignalName_c);
TextIO.Write(Outline_v, Outline_v.all); -- copy contents of line
TextIO.WriteLine(Outline_v, Outline_v); -- write to transcript
TextIO.WriteLine(Error_f, Outlinef_v); -- write to file
end if;
end if;

```

File is used instead of assertions because files record only the errors, whereas assertions are usually on transcript windows and include other simulation information.

```

-- The following commented code is implied ONLY if the procedure
-- is called as a CONCURRENT PROCEDURE. Thus it is not implied
-- if the procedure is called from within a process.
-- wait on Clk_s, D_s; -- all Formal signals of mode IN or INOUT
end Setup;

```

```

procedure Hold
(signal Clk_s : in Std_Logic;
 signal D_s : in Std_Logic;
 constant HoldTime_c : in time;
 constant SignalName_c : in string;
 signal Violation_s : out Std_Logic) is
variable Outline_v : Std.TextIO.line; -- Package.Identifier
variable Outlinef_v : Std.TextIO.line;

```

```

begin
-- Check Hold violation
if (D_s'event and Clk_s'last_value = '0') then
if Clk_s'last_event < holdTime_c then
Violation_s <= '1', 'L' after 1 ns;
TextIO.Write(Outline_v, string('time '));
TextIO.Write(Outline_v, now);
TextIO.Write(Outline_v, string(' Hold time violation on '));
TextIO.Write(Outline_v, SignalName_c);
TextIO.Write(Outline_v, Outline_v.all); -- copy line
TextIO.WriteLine(Outline_v, Outline_v); -- write to transcript
TextIO.WriteLine(Error_f, Outlinef_v); -- write to file
end if;
end if;
-- The following commented code is implied ONLY if the procedure
-- is called as a CONCURRENT PROCEDURE.
-- wait on Clk_s, D_s; -- all Formal signals of mode IN or INOUT
end SetHold_Pkg;

```

Figure 10.2.3.2-2 SetHold\_Pkg Package, ch10\_dir\setholdp.vhd

```

library IEEE;
use IEEE.Std_Logic_1164.all;
-- used because Std_Logic
-- signals are resolved
library ATEP_Lib;
use ATEP_Lib.Mem_Pkg.all;
use ATEP_Lib.Mem_Pkg;
use ATEP_Lib.SetHold_Pkg;
use ATEP_Lib.SetHold_Pkg.all;
entity MemoryTB_Nty is
end MemoryTB_Nty;
architecture MemoryTB_a of MemoryTB_Nty is
use Std.TextIO.all;
use Std.TextIO;
constant MaxWordSize_c : natural := 7;
constant tSetup_MemData : time := 50 ns;
constant tSetup_MemAddr : time := 50 ns;
constant tHold_Cef : time := 5 ns;
signal MemAddr : Std_Logic.Vector(MaxWordSize_c downto 0) := natural;
signal MemData : Std_Logic := "ZZZZZZZZ";
signal RdWrF : Std_Logic := '1'; -- Chip Select
signal Cef : Std_Logic := '1'; -- error signal
signal Error_s : Std_Logic := 'Z'; -- error signal
component MemoryNTy
generic (FileName_g : String(1 to 12) := "memdata.txt");
port (MemAddr : in natural;
 MemData : inout Std_Logic.Vector
 (Mem_Pkg.DataWidth_c - 1 downto 0);
 RdWrF : in Std_Logic := '1'; -- Chip Select
 Cef : in Std_Logic := '1'); -- error signal
end component;

```



```

begin
 MemoryTB_a
 U1_Memory_Nty: Memory_Nty -- component instantiation
 generic map
 (FileName_g => "memdata1.txt")
 port map
 (MemAddr => MemAddr,
 MemData => MemData,
 RdWrF => RdWrF,
 CeF => CeF);

 ----- Concurrent signal assignments to test memory -----
 MemAddr <= 1,
 10 after 100 ns,
 20 after 200 ns,
 30 after 300 ns;

 MemData <= "10101010" when RdWrF = '0' else
 "ZZZZZZZZ";
 ----- This statement using aggregates is equivalent to the
 ----- 2 statements commented out below.
 ----- Note that type qualifier is needed since the string "11" is
 ----- a string from package Standard or a Std_Logic_Vector or
 ----- a bit vector.
 (RdWrF, CeF) <= Std_Logic_Vector("11"),
 Std_Logic_Vector("00") after 20 ns,
 Std_Logic_Vector("10") after 50 ns,
 Std_Logic_Vector("11") after 60 ns,
 Std_Logic_Vector("10") after 190 ns,
 Std_Logic_Vector("11") after 195 ns,
 Std_Logic_Vector("01") after 210 ns,
 Std_Logic_Vector("11") after 270 ns;

 RdWrF <= '1',
 '0' after 20 ns,
 '1' after 50 ns,
 '0' after 210 ns,
 '1' after 270 ns;

 CeF <= '1',
 '0' after 20 ns,
 '1' after 60 ns,
 '0' after 190 ns,
 '1' after 195 ns;

 ----- Concurrent procedure calls for timing checks. All tests based on RdWrF
 ----- signal.
 SetHold_Pkg.Setup
 (CLK_s => RdWrF,
 D_s => MemData(0),
 SetupTime_c => testup_MemData,
 SignalName_c => "MemDATA",
 Violation_s => Error_s);

 SetHold_Pkg.Hold
 (CLK_s => RdWrF,
 D_s => CeF,
 HoldTime_c => thold_CeF,
 SignalName_c => "CeF",
 Violation_s => Error_s);
end MemoryTB_a;

```

Figure 10.2.3.2-3 Testbench for MemoryTB\_Nty, ch10\_dir\memorytb.vhd

## EXERCISES

1. What is the purpose of a testbench?
2. Modify the memory model in file "memory.vhd" so that the widths of the address and data are defined using generics instead of deferred constants in packages. Modify the testbench in file "memorytb.vhd" to use this newly defined memory component.
3. Define a component which performs this equation:  

$$Y = (A \text{ and } B) \text{ or } (A \text{ or } C);$$

Where Y, A, B, and C are ports.  
 Use 2 generics of type time to delay the and operation by 5 ns, and the or operation by 3 ns.
5. Define a testbench using the Command Format where a bus protocol component receives an instruction to exhaustively test this logic component.
6. Define a verification process in the testbench which provides the following functions:
  - Logs, in a human readable form, the time and value of Y A B C data when their values change.
  - Logs an error (time and value of Y) when Y is not equal to the above equation.
7. How can the transition errors be ignored by the verifier?

## 11. UART PROJECT

A UART is a Universal Asynchronous Receiver Transmitter device which utilizes an RS232 serial protocol, and is used in all personal computers to provide the interface between the CPU and the serial port. This chapter presents the design of a simple UART using synthesizable VHDL. It also presents the design of a complete testbench to verify operation of the UART. The testbench employs the methods described in chapter 10.

### 11.1 UART ARCHITECTURE

A typical UART consists of a transmitter partition and a receiver partition. A commercial UART includes a set of programmable registers to characterize the device environment and error reporting features. The environment includes baud rate, number of STOP bits, and insertion of parity. The error reporting features include framing error (message with no STOP bit), overrun error (UART receives a new message prior to the CPU reading the old message), and parity error. For this project, a simple UART design is considered with NO personality registers, NO parity, and NO error detection logic.

#### 11.1.1 UART Transmitter

##### 11.1.1.1 General UART Concepts

A CPU typically loads an eight bit word into a UART. The UART frames the word with a START bit (a logical 0) at the beginning and a STOP bit (a logical 1) at the end of the word and sends the framing information along with the data in a serial manner from the Least Significant data Bit (LSB) to the Most Significant Bit (MSB). Figure 11.1.1-1 represents the timing waveform of a UART message issued by a UART transmitter and received by a UART receiver.




Figure 11.1.1.1 Timing of a UART Message

In this example, the CPU loads a value of 54 (in hex) to the UART transmitter. TxDataT represents the CPU parallel data, and Shift\_LdF is the synchronous load, active low pulse to the UART. As soon as the data is loaded, the UART asserts on the TxSerial\_Out signal the START bit (a logical 0), followed by the 8-bit data from LSB to MSB, followed by a STOP bit (a logical 1). In this example the data is 54 in hex or 0101 0100 in binary. Thus, the serial data sequence from LSB to MSB is 0010\_1010, or 0\_0010\_1010\_1 when the START and STOP bits are considered. When the data is sent, the transmit UART deasserts a Transmitter Empty (XmitMT) signal to flag the CPU that it cannot receive another character. When all bits are sent, it reasserts the XmitMT signal so that at the next clock cycle a new data can be loaded.

The serial data is received by a UART receiver which synchronizes to the negative transition of the START bit by resetting a divide by 16 counter, clocked by a clock 16 times the bit clock. This counter is then used to detect mid-clock when it reaches a value of 7. The receive UART accepts the serial data into a Receive Shift register, and when all the data is framed, it alerts the receive CPU that data is ready (DataRdyT signal). The RxData signal represents the received 8-bit word.

11.1.1.2 UART Transmitter design

Figure 11.1.1.2-1 represents an architecture for a simple UART transmitter. It consists of a 10-bit transmit register which gets loaded with either a STOP bit concatenated with the 8-bit transmit data concatenated with the START bit during normal load cycle, or with a 10-bit value of all ones during a reset cycle. A state machine is used to control the data paths, and to identify the state of the transmit register, empty or in use. Figure 11.1.1.2-2 represents a synthesizable VHDL code for the transmit partition of a simple UART.




Figure 11.1.1.2-1 Architecture for a UART Transmitter

```

entity UartXmt_Nty is
 port
 (Shift_LdF : bit;
 ClkEnbT : bit;
 Clk : in;
 DataF : bit;
 ResetF : bit;
 Serial_Out : out;
 XmitMT : out;
 UartXmt_Nty: boolean);
end UartXmt_Nty;

architecture UartXmt_Beh of UartXmt_Nty is
 subtype Int0to9_Typ is integer range 0 to 9;
 signal XmitReg_s : Bit_Vector(9 downto 0); -- the transmit register
 signal Count_s : Int0to9_Typ; -- # of serial bits sent
begin
 -- UartXmt_Beh
 Process: Xmit_Lbl
 Purpose: Models the transmit register of a UART.
 Operation is as follows:
 . All operations occur on rising edge of CLK.
 . If ResetF = '0' then
 XmitReg_s is reset to "1111111111".
 Count_s is reset to 9.
 . If ClkEnbT = '1' and Shift_LdF = '0' and ResetF = '1' then
 '1' & DataF & '0' get loaded into XmitReg_s.
 Count_s is reset to 0
 end Process;
end architecture;

```

```

-- If ClkEnbT = '1' and Shift_LdF = '1' and ResetF = '1' then
-- '1' & XmitReg_s(9 downto 1) get loaded into XmitReg_s
-- (shift right with a '1' shifted in)
-- Count_s is incremented to no more than 10
-- (i.e. if it is 9, then it stays at 9)
--
--
Xmit_Lbl : process
variable Count_v : natural;
begin
-- process Xmit_Lbl
wait until Clk'event and Clk = '1'; -- rising edge of clock
if ResetF = '0' then
XmitReg_s <= "1111111111";
Count_s <= 9;
elsif ClkEnbT = '1' and Shift_LdF = '0' and ResetF = '1' then
XmitReg_s <= '1' & DataT & '0';
Count_s <= 0;
elsif ClkEnbT = '1' and Shift_LdF = '1' and ResetF = '1' then
XmitReg_s <= '1' & XmitReg_s(9 downto 1);
if Count_s /= 9 then
Count_s <= Count_s + 1;
end if;
end if;
end process Xmit_Lbl;

-- Concurrent signal assignment for Serial_Out
-- where Serial_Out is equal to XmitReg_s(0)
Serial_Out <= XmitReg_s(0);

-- Concurrent signal assignment for XmitMT (transmitter empty)
-- where XmitMT is true if Count_s is equal to 9.
XmitMT <= true when Count_s = 9
else false;
end UartXmt_Beh;

```

Figure 11.1.1.2-2 Synthesizable VHDL Code for the Transmit Partition of a Simple UART, ch11\_dir\uartxmt.vhd

11.1.2 UART Receiver

Figure 11.1.2-1 represents a block diagram of a simple UART receiver. This architecture consists of a receive input register (RxIn\_s) which reclocks the serial input data (Serial\_InT) with a 16 times clock, so that the state machine operates in synchronous mode. A state machine remembers if the receive register is empty (RxMT\_s) waiting for a new message. If it is empty and a START bit is detected, then the divide by 16 counter is reset to zero, thus synchronizing the start of a new bit. Also at this time, the RxMT\_s register is reset to false since a new message is being received. When the counter reaches mid-bit count (Count16\_s = 7) then the serial data is allowed to enter into the 10-bit receive register (RxReg\_s). When a framed message is in the register, RxReg\_s(9) shall be '1' and RxReg\_s(0) shall be a '0'. At this point in time, the state machine sets the RxMT\_s register and the Data Ready flag (DataRdyT) to alert the CPU that a new message is ready to be read.

Figure 11.1.2-2 represents a synthesizable VHDL code for the UART receiver.




Figure 11.1.2-1 Block Diagram of a Simple UART Receiver

```

entity UartRx_Nty is
port
Clk16xT : in bit;
ResetF : in bit;
Serial_InT : in bit;
DataRdyT : out boolean;
DataOut : out Bit_Vector(7 downto 0);
BitClkT : out bit;
end UartRx_Nty;

architecture UartRx_Beh of UartRx_Nty is
subtype Int0to15_Typ is integer range 0 to 15;
constant RxInit_C : Bit_Vector(9 downto 0) := "1111111111";
signal RxReg_s : Bit_Vector(9 downto 0); -- the receive register
signal Count16_s : Int0to15_Typ; -- for divide by 16
signal RxMT_s : boolean; -- Receive register empty
signal RxIn_s : bit; -- registered serial input
begin
end UartRx_Beh;

```

```

begin -- UartRx_Beh
-- Process: Xmit_Lbl
-- Purpose: Models the receive portion of a UART.
-- Operation is as follows:
--
Rx_Lbl : process
begin -- process Rx_Lbl
wait until Ck16xT'event and Ck16xT = '1';
-- Clock serial input into RxIn_s
RxIn_s <= Serial_InT;

-- reset
if (ResetF = '0') then
 Count16_s <= 0;
 RxMT_s <= true;
 RxReq_s <= RxInit_c;
else
 -- new bit start
 elsif (RxMT_s and RxIn_s = '0') then
 Count16_s <= 0;
 RxReq_s <= RxInit_c;
 -- reset divide by 16 counter
 -- new message starting
 -- If in a receive transaction mode
 -- if @ mid bit clock then clock data into register
 elsif Count16_s = 7 and not RxMT_s then -- mid clock
 RxReq_s <= RxIn_s & RxReq_s(9 downto 1);
 Count16_s <= Count16_s + 1;
 -- if @ 16X clock rollover
 elsif Count16_s = 15 then
 Count16_s <= 0;
 else
 -- Normal count16 counter increment
 Count16_s <= Count16_s + 1;
 end if;

 -- Check if a data word is received
 if not RxMT_s and RxReq_s(9) = '1' and RxReq_s(0) = '0' then
 DataRdyT <= true;
 RxMT_s <= true;
 else
 DataRdyT <= false;
 end if;
end process Rx_Lbl;

-- Concurrent signal assignment for BitClkT and DataOut
BitClkT <= '1' when Count16_s = 9
 else '0';

DataOut <= RxReq_s(8 downto 1);
end UartRx_Beh;

```

**Figure 11.1.2-2 Synthesizable VHDL Code for the UART Receiver,  
ch11\_dir\uartrx.vhd**

## 11.2 UART TESTBENCH

The UART testbench provides the following functions:

1. Instantiates the UART transmitter and UART receiver into a architecture so that the serial data from the transmitter can be received by the receiver.
2. Emulates a UART CPU interface to load data into the transmit UART.
3. Sources the data to be sent to the UART from a text file to allow for easy modifications of the contents of the data.
4. Emulates a UART CPU interface to extract data received from the Receive UART.
5. Stores the receive data into an output file, and also displays received data onto the transcript window during simulation.
6. Emulates data link jitter between the transmitter and the receiver. This jitter represents long and random delays caused by switching networks.
7. Automatically verifies that the transmitted data is properly received by the receiver.

Figure 11.2-1 represents a high level view of the UART testbench. A CPU transmit emulator reads characters from a file and transfers the binary encoding of that character to the transmit UART. It also sends through an abstract data path (global signal declared in a package) a copy of the character to alert the automatic verifier that a character was sent.

The serial output of the transmit UART is then passed through a link delay line which delays the data with a pseudorandom delay.

The UART Receiver decodes a framed word and passes that data to a CPU receive emulator. That CPU stores the received data into a file and passes the received information to the verifier. It also displays the received data onto the transcript window during simulation.

The verifier automatically verifies that the transmitted character matches the received character. It detects the case when a transmitter sent a message, but after a reasonable transmission delay the receiver never received the message. It also detects the case when the receiver detects a received message without the character being transmitted from the source.

Figure 11.2-2 is a more detailed representation of the testbench design which features the following methodology:

1. Instantiation of UART transmitter and receiver as components.
2. Instantiation of the link delay line as a component.
3. Partitioning the CPU transmit emulator into 2 sections:

- Transmit Protocol component which accepts high level instructions from a transmit process, and converts these directions using the appropriate interface protocol (see chapter 10 for more information on testbench designs). This component also transfers the sent character onto a global signal to be read by the verifier. A component is used here (instead of a process) to demonstrate the methodology that may be used for the modeling of complex transmit components (such as a processor interface).
- Transmit process which reads a test file, and instructs the transmit protocol component to send the desired character.

#### 4. Partitioning the CPU Receive emulator into 2 sections:

- Receive Protocol component which interfaces with the receiver component and converts the binary bits into characters. It then sends the received ASCII character to the receive process. This component also transfers the received character onto a global signal to be read by the verifier. Again a component is used here to demonstrate the methodology that may be used for the modeling of complex receive components
  - Receive process which stores the received characters into a file and onto the transcript display.
5. Instantiation of a verifier (Monitor component) which detects transmission errors.
6. Use of global signals to transfer information to be used by the verifier.




Figure 11.2-1 High Level View of UART Testbench

11.2.1 UART Package

The UART package declaration provides subtype declarations and constant declarations used by the testbench. To speedup the design of the testbench, a subset of the allowed characters was specified as legal characters to use for transmission. Specifically, the character 'A' through 'Z', the CR, and ' ' character are allowed. All other characters get translated to '?'. A constant *Asc2Bit\_c* provides the type conversion between an ASCII character between 'A' through 'Z' to a bit vector equivalent. This package also defines two functions, one to determine if a character is in the range from 'A' to 'Z', and another function to convert a bit vector to its ASCII equivalent. Again, this last conversion functions limits the character sets to the one described above. A user may wish to enhance this package to include all the legal characters. The attributes 'POS' and 'VAL' could be used to provide for those conversions.

To support automatic verification of data transfer, this package defines two global signals:

1. *SentData\_s* which is driven by the transmit protocol as it sends a character.
2. *ReceivedData\_s* which is driven by the receive protocol as it receives a character.

A random number procedure provides a pseudo-random number given a seed and a modulus value. This procedure is used to generate the transmission line delay and the delay between characters. Figure 11.2.1-1 represents the package declaration while figure 11.2.1-2 represents the package body.

```
-- Title : ASCII conversions
-- Description : Routines for UART
-- Compile into library ATEP_Lib
package Uart_Pkg is
 subtype A2Z_Typ is character range 'A' to 'Z';
 subtype Word_Typ is Bit_Vector(7 downto 0);
 subtype F16K_Typ is natural range 0 to 2**16;
 type Asc2Bit_Typ is array(A2Z_Typ) of Bit_Vector(7 downto 0);

 constant CR_c : Bit_Vector(7 downto 0) := "00001010";
 constant SP_c : Bit_Vector(7 downto 0) := "00100000";
 constant Mark_c : Bit_Vector(7 downto 0) := "00111111"; -- ? X"3E"
 constant LF_c : Bit_Vector(7 downto 0) := "00001101";
 -- line feed, X"0D"

 constant Asc2Bit_c : Asc2Bit_Typ :=
 ('A' => "01000001",
 'B' => "01000010",
 'C' => "01000011",
 'D' => "01000100",
 'E' => "01000101",
 'F' => "01000110",
 'G' => "01000111",
 'H' => "01001000",
 'I' => "01001001",
 'J' => "01001010",
 'K' => "01001011",
 'L' => "01001100",
 'M' => "01001101",
 'N' => "01001110",
 'O' => "01001111",
 'P' => "01010000",
 -- 41
);
end package Uart_Pkg;
```




Figure 11.2-2 Detailed Representation of UART Testbench

The compilation order for the elements of the testbench is as follows:

1. uarbxmt.vhd
2. uartrx.vhd
3. uart\_p.vhd
4. uart\_b.vhd
5. xmtprtel.vhd
6. rvprrtel.vhd
7. trnslne.vhd
8. monitor.vhd
9. uartrb.vhd
10. uartrk\_c.vhd
11. uartrb\_c.vhd

All files are to be compiled in library "ATEP\_Lib".

```

'O' => "01010001",
'R' => "01010010",
'S' => "01010011",
'T' => "01010100",
'U' => "01010101",
'V' => "01010110",

'W' => "01010111",
'X' => "01011000",
'Y' => "01011001",
'Z' => "01011010";

-- Global signals
-- Signal driven by the TransmitData_Lbl process to monitor
signal SentData_s : character;
-- signal driven by the Receive2File_Lbl process to monitor
signal ReceivedData_s : character;

-- Function: IsAtoz determines if a character is in the range of 'A' to 'Z'.
function IsAtoz(Cin_c : Character) return boolean;
begin
end Uart_Pkg;

-- Function BV2Ascii converts a bit vector to ASCII
-- Note: Not all the characters are implemented in this function
function BV2Ascii(BV8_c : Word_Typ) return Character;
begin
end Uart_Pkg;

-- Random number between 0 and 2**16. The Modulus determines the upper limit
procedure Random_Number (variable Seed_v : inout natural;
constant Modulus_c : in T16K_Typ);
end Uart_Pkg;

```

Figure 11.2.1-1 UART Package Declaration, ch11\_dir\uart\_p.vhd

```

Title : ASCII conversions
Description : Routines for UART
-- Compile into library AVEP_Lib
package body Uart_Pkg is
-- Function: IsAtoz determines if a character is in the range of 'A' to 'Z'.
function IsAtoz(Cin_c : Character) return boolean is
begin
return (Cin_c > 'a' and Cin_c < 'z');
end IsAtoz;

function BV2Ascii(BV8_c : Word_Typ) return Character is
begin
case BV8_c is
when CR_c => return CR;
when SP_c => return ' ';
when LF_c => return LF;
when 'A' => return 'A';
when '01000001' => return 'A';
when '01000010' => return 'B';
when '01000011' => return 'C';
when '01000100' => return 'D';
when '01000101' => return 'E';
when '01000110' => return 'F';
when '01000111' => return 'G';
when '01001000' => return 'H';
when '01001001' => return 'I';
when '01001010' => return 'J';
when '01001011' => return 'K';
when '01001100' => return 'L';
when '01001101' => return 'M';
when '01001110' => return 'N';
when '01001111' => return 'O';
when '01010000' => return 'P';
when '01010001' => return 'Q';
when '01010010' => return 'R';
when '01010011' => return 'S';
when '01010100' => return 'T';
when '01010101' => return 'U';
when '01010110' => return 'V';
when '01010111' => return 'W';
when '01011000' => return 'X';
when '01011001' => return 'Y';
when '01011010' => return 'Z';
when others => return '?';
end case;
end BV2Ascii;

-- Random number between 0 and 2**16
procedure Random_Number (variable Seed_v : inout natural;
constant Modulus_c : in T16K_Typ) is
constant Multiplier_c : integer := 25173;
constant Increment_c : integer := 13849;
begin
Seed_v := (Multiplier_c * Seed_v + Increment_c) Mod Modulus_c;
end Random_Number;
end Uart_Pkg;

```

Figure 11.2.1-2 UART Package Body, ch11\_dir\uart\_b.vhd



### 11.2.2 Transmit Protocol

The transmit protocol is accomplished in a component which accepts a character from the Command process, and is responsible for transferring that character to the Transmit UART component using the UART processor interface protocol. This component also alerts the Command process when the UART has completed the transaction. Figure 11.2.2 represents the VHDL code for the transmit protocol component.

```

-- File name : xmtprtcl.vhd
-- Title : Transmit Bus Protocol Entity
-- Description : Component accepts a character from the Command process
-- and is responsible for transferring that character to the
-- Transmit UART using the UART processor interface protocol.
-- Component also alerts the Command process when the UART has
-- completed the transaction.

library ATEP_Lib;
use ATEP_Lib.Uart_Pkg.all;
use ATEP_Lib.Uart_Pkg;

entity XmtProtocol_Nty is
generic (ProcDelay_g : out
port (Shift_LdF : out
ClkEnbT : out
DataF : out
ResetF : out
XmtTMT : in
Clk : in
Reset_s : in
Char2Bus_s : in
DoneXmit_s : out
end XmtProtocol_Nty;

architecture XmtProtocol_a of XmtProtocol_Nty is
begin
-- XmtProtocol_Nty

-- Process: Read character from Command Process and send the converted
-- data (ASCII to binary) to the UART Transmitter.
-- Note that a subset of the Alphabet is acceptable
-- is this model ('A' to 'z',
-- ',', and CR. All other characters are to be converted to '?')
TransmitData_Lbl : process

-- Procedure: SendChar
-- Purpose: Sends a converted character to the transmit UART
-- Procedure provides the control signals.
-- This procedure has NO side effects.
-- Inputs:
-- BV8In_c : The input vector to be sent
-- Delay_c : The data is the data and controls
-- Ready2Xmit_s : The Ready to transmit signal
-- Clk_s : The 1 X clock
-- Outputs:
-- Data_s : The data signal to the transmit UART
-- LdF_s : The load control signal to the UART

procedure SendChar
(constant BV8In_c : in character;
signal Delay_c : in time;
signal Ready2Xmit_s : in boolean;
signal Clk_s : in Bit;
signal Data_s : out Bit_Vector(7 downto 0);
signal LdF_s : out Bit) is

```

```

begin
-- procedure SendChar
-- Wait until UART is ready to send
-- (required for startup or if UART conditions change)
if not Ready2Xmit_s then
wait until Ready2Xmit_s;
end if;

-- Send character to UART
LdF_s <= '0' after Delay_c;
case BV8In_c is
when CR =>
Data_s <= Uart_Pkg_CR_c after Delay_c;
when ' ' =>
Data_s <= Uart_Pkg_SP_c after Delay_c;
when 'A' to 'z' =>
Data_s <= Uart_Pkg_Asc2Bit_c(BV8In_c) after Delay_c;
when others =>
Data_s <= QMark_c after Delay_c;
end case;
-- BV8In_c

wait until Clk_s'event and Clk_s = '1';
LdF_s <= '1' after Delay_c;

-- Alert the Verifier that a character was sent
Uart_Pkg_SentData_s <= BV8In_c;
wait until Ready2Xmit_s; -- Allow LdF_s to propagate
end SendChar;

begin
-- TransmitData_Lbl
-- Assume that command process is synchronous to the
-- the rising edge of clock
-- Wait for a new character from the command process
Shift_LdF <= '1'; -- for proper startup

wait on Char2Bus_s'transaction; -- Wait for a new character to send

SendChar (BV8In_c => Char2Bus_s, -- the character to send
Delay_c => ProcDelay_g, -- processor delay
Ready2Xmit_s => XmtTMT, -- UART Transmitter empty flag
Clk_s => Clk, -- clock
Data_s => DataF, -- UART DATA input from processor
LdF_s => Shift_LdF); -- UART Load control

-- Create a short pulse for the Done with the transmission.
-- Short pulse is easy to debug with timing waveforms.
DoneXmit_s <= true, false after 1 ns;
end process TransmitData_Lbl;

-- Concurrent signal assignment for the reset signal
ResetF <= '0' after ProcDelay_g when Reset_s
else '1' after ProcDelay_g;

-- Concurrent signal assignment for clock enable
ClkEnbT <= '0' after 100 ns,
'1' after 200 ns;
end XmtProtocol_a;

```

Figure 11.2.2 VHDL Code for the Transmit Protocol Component,  
ch11\_dir\xmtprtcl.vhd

### 11.2.3 Receive Protocol Component

The Receive protocol component interfaces with the UART receiver, thus emulating a processor interface to the receive UART. This component detects the receipt of data and passes the converted value to a receive process located in the testbench. Figure 11.2.3 represents the VHDL code for the receive protocol component.

```

-- Title : Receiver Protocol
-- Description: This model interfaces with the UART receiver
-- : thus emulating a processor interface.
-- : This component detects the receipt of data
-- : and passes the converted value to a receive process
-- : located in the testbench

library ATEP_Lib;
use ATEP_Lib.Uart_Pkg.all;
use ATEP_Lib.Uart_Pkg;

entity RxProtocol_Nty is
 generic (RxDelay_g : time := 100 ns);
 port (Reset_s : in boolean; -- Reset command to be passed out
 RxChar_s : out character; -- Received character from RxUART
 DataRdyT : in boolean; -- Data Ready from RxUART
 RxData : in Bit_Vector('0' downto 0); -- Data from RxUART
 ResetF : out bit); -- Reset to RxUART
end RxProtocol_Nty;

architecture RxProtocol_a of RxProtocol_Nty is
begin
 -- Process: ReceiveChar_Lbl
 -- Purpose: Receive a character and pass it to the receive process
 -- : of the testbench and to a global signal for
 -- : verification of proper reception.

 ReceiveChar_Lbl : process
 -- Procedure: ReceiveChar
 -- Purpose: Receive a Character and send it to the component interface.
 -- When the receive UART indicates a data ready, this
 -- procedure converts the received bit vector data to ASCII
 -- and sends it to the component interface.
 -- It also sends the character to a global signal to be
 -- processed by a verifier.
 -- Inputs: Bv8In_c : The 8 bit data from the Receive UART
 -- DataRdyT_s : The ready signal from the Receive UART
 -- Char_s : To port or component
 -- RcvData_s : To Global signal for verifier

```

```

 procedure ReceiveChar
 (signal Bv8In_s : in Bit_Vector('0' downto 0); -- Data in
 signal DataRdyT_s : in boolean; -- Data ready handshake
 signal Char_s : out character; -- To port or component
 signal RcvData_s : out character) is -- to Global signal
 variable Char_v : character;
 begin
 -- wait for a character to be received at the UART
 wait until DataRdyT_s;
 Char_v := Uart_Pkg.BV2Ascii(Bv8In_s); -- Bit vector to ASCII
 Char_s <= Char_v; -- send character to output of procedure
 RcvData_s <= Char_v; -- send character (to verifier)
 end ReceiveChar;

 begin -- process ReceiveChar_Lbl
 ReceiveChar
 (Bv8In_s => RxData, -- Receive data from UART
 DataRdyT_s => DataRdyT, -- Data ready from UART
 Char_s => RxChar_s, -- Received character
 RcvData_s => Uart_Pkg.ReceiveData_s); -- Char to verifier
 end process ReceiveChar_Lbl;

 -- Concurrent signal assignment for the reset signal
 ResetF <= '0' after RxDelay_g when Reset_s
 else '1' after RxDelay_g;
end RxProtocol_a;

```

Figure 11.2.3 VHDL code for the Receive Protocol Component, ch11\_dir\rcvprtl.vhd

### 11.2.4 Transmission Line Component

This component models the transmission line jitter. This component delays the serial input transitions by a pseudorandom delay defined in a generic. A configuration declaration can be used to modify the value of this generic. A transport delay is used to emulate the transmission line. Figure 11.2.4 represents the VHDL code for transmission line component.

```

-- Title : Transmission line
-- Description: Model of transmission line data jitter

library ATEP_Lib;
use ATEP_Lib.Uart_Pkg.all;
use ATEP_Lib.Uart_Pkg;

entity TransLine_Nty is
 generic (LinkJitter_g : natural := 10); -- transmission link jitter (in us)
 port (SerialIn : in bit;
 SerialOut : out bit);
end TransLine_Nty;

```

```

architecture Transline_a of Transline_Nty is
begin
 -- Transline_a

 -- Process: DelayLine
 -- Purpose: Provides a random delay on the serial output of the
 -- UART transmitter.
 -- Inputs: SerialOu
 -- Outputs: SerialDlyOut

 DelayLine : process (SerialIn)
 variable Seed_v : natural := 101;
 begin
 -- process DelayLine
 -- Compute new delay
 UART_Pkg.Random_Number
 (Seed_v => Seed_v,
 Modulus_c => LinkJitter_g);
 SerialOut <= transport SerialIn after Seed_v * 1 us;
 end process DelayLine;
end Transline_a;

```

Figure 11.2.4 VHDL Code for Transmission Link Component, ch11\_dir\trnslne.vhd

### 11.2.5 Monitor or Verifier Component

The verifier is used to detect errors in the data transmission between the transmitter and receiver. The verifier performs the following functions:

1. Automatically verifies that the transmitted character matches the received character.
2. Detects that a message is received after it is sent.
3. Detects when a message is received without being sent.

Figure 11.2.5 represents the VHDL code for the verifier.

```

-- Title : Monitor for UART project
-- Description : Alerts if transmitted data is different than received data
entity Monitor_Nty is
generic (WordDelay_g : time := 100 us * 11); -- 1 us of extra margin
-- 10 bits/word + 1 margin
end Monitor_Nty;
library ATEP_Lib;
use ATEP_Lib.Uart_Pkg.all;
use ATEP_Lib.Uart_Pkg;
architecture Monitor_a of Monitor_Nty is
signal DataTransmitted_s : boolean := false;
begin
 -- Monitor_a

 -- Process: Test_Lbl
 -- Purpose: Verifies that transmitted data is same as received data
 -- Inputs: Uart_Pkg.SentData_s, Uart_Pkg.ReceivedData_s
 -- Outputs: Assert statement

 Test_Lbl : process
 variable SentData_v : character;
 begin
 -- process Test_Lbl
 wait on Uart_Pkg.SentData_s'transaction; -- new character sent
 SentData_v := Uart_Pkg.SentData_s; -- store sent character
 DataTransmitted_s <= true; -- flag to other process
 wait on Uart_Pkg.ReceivedData_s'transaction for WordDelay_g;
 DataTransmitted_s <= false;
 if (Uart_Pkg.ReceivedData_s'active) then
 assert SentData_v = ReceivedData_s
 report "Sent Data is /= Received data"
 severity warning;
 else
 assert false
 report "Sent data was not received"
 severity warning;
 end if;
 end process Test_Lbl;

 -- Process: Test2_Lbl
 -- Purpose: Verifies that Data was not received without
 -- being transmitted.
 -- Inputs: Uart_Pkg.SentData_s, Uart_Pkg.ReceivedData_s
 -- Outputs: Assert statement

 Test2_Lbl : process
 variable SentData_v : character;
 begin
 -- process Test2_Lbl
 wait on Uart_Pkg.ReceivedData_s'transaction;
 if not DataTransmitted_s then
 assert false
 report "Received Data without the character being transmitted"
 severity warning;
 end if;
 end process Test2_Lbl;
end Monitor_a;

```

Figure 11.2.5 VHDL Code for the Verifier, ch11\_dir\monitor.vhd.

### 11.2.6 Testbench Entity and Architecture

The testbench components incorporates all the elements required to verify the operation of the UART transmitter and receiver. Figure 11.2.6-1 represents the VHDL code for the UART testbench. Figures 11.2.6-2 through 11.2.6-5 represent some simulation results.

```

-- Title : TestBench for UART Transmitter & receiver
-- Description : Testbench with File IO fro data sent
library ATEP_Lib;
use ATEP_Lib.Uart_Pkg.all;
use ATEP_Lib.Uart_Pkg;
use Std.TextIO.all;
use Std.TextIO;

entity UartBench_Nty is
 generic (Clk16Jitter_g : time := 0 ns); -- 16x clock jitter
end UartBench_Nty;

architecture UartBench_s of UartBench_Nty is
 constant FastDelay_c : time := 100 ns;
 -- Signal names are same as component port name to ease readability
 -- (1 to 1 name association)
 signal BitClkT : bit;
 signal Char2Bus_s : character;
 signal ClkEnbT : bit := '1';
 signal Clk : bit;
 signal Clk16xT : bit;
 signal DataRdyT : boolean;
 signal DoneXmit_s : boolean;
 signal RxData : Bit_Vector(7 downto 0);
 signal RxResetF : bit; -- receive Reset control
 signal RxChar_s : character;
 signal SerialDlyOut : bit;
 signal Shift_LdF : bit;
 signal TxDataT : Bit_Vector(7 downto 0);
 signal TxResetF : bit; -- transmit Reset control
 signal TxSerial_OUT : boolean;
 signal XmitMT : boolean;

 component UartXmt_Nty
 port (Shift_LdF : in
 ClkEnbT : in
 Clk : in
 DataT : in
 ResetF : in
 Serial_Out : out
 XmitMT : out
 end component);

 component UartRx_Nty
 port (Clk16xT : in
 ResetF : in
 Serial_InT : in
 DataRdyT : out
 DataOut : out
 BitClkT : out
 end component);

 component UartRx_Nty
 port (Clk16xT : in
 ResetF : in
 Serial_InT : in
 DataRdyT : out
 DataOut : out
 BitClkT : out
 end component);
end architecture;

```

Signal declarations

Component declarations.  
If there are too many components, they could be declared in a package. A use of that package will then be required.

```

component Monitor_Nty
end component ;

component TransLine_Nty
 port(
 SerialIn : in
 SerialOut : out
 end component);

component XmtProtocol_Nty
 port(
 Shift_LdF : out
 ClkEnbT : out
 DataT : out
 ResetF : out
 XmitMT : out
 Clk : in
 Reset_s : in
 Char2Bus_s : in
 DoneXmit_s : out
 end component;

component RxProtocol_Nty
 port(
 Reset_s : in
 RxChar_s : out
 DataRdyT : in
 RxData : in
 ResetF : out
 end component;

begin -- UartBench_Nty
 -- Component Instantiation
 U1_UartXmt_Nty: UartXmt_Nty
 port map
 (Shift_LdF => Shift_LdF,
 ClkEnbT => ClkEnbT,
 Clk => Clk,
 DataT => TxDataT,
 ResetF => TxResetF,
 Serial_Out => TxSerial_OUT,
 XmitMT => XmitMT);

 U1_UartRx_Nty: UartRx_Nty
 port map
 (Clk16xT => Clk16xT,
 ResetF => RxResetF,
 Serial_InT => SerialDlyOut, -- Random delayed Serial_Out
 DataRdyT => DataRdyT,
 DataOut => RxData,
 BitClkT => BitClkT);

 U1_Monitor_Nty: Monitor_Nty;

 U1_TransLine_Nty: TransLine_Nty
 port map (
 SerialIn => TxSerial_Out,
 SerialOut => SerialDlyOut);
end begin;

```

This component has no ports.  
It uses global signals.

```

UI_XmtProtocol_Nty: XmtProtocol_Nty
port map (
 Shift_LdF,
 ClkEnbT,
 DataT,
 ResetF,
 XmitMT,
 Clk,
 Reset_s,
 Char2Bus_s,
 DoneXmit_s);

UI_RxProtocol_Nty: RxProtocol_Nty
port map (
 Reset_s,
 RxChar_s,
 DataRdyT,
 RxData,
 ResetF);

-- Clock definition and Clock Enable
Clk <= not Clk after 50 us;
Clk16xT <= not Clk16xT after (50 us + Clk16fitter_g) / 16;

-- Process: TransmitData_Lbl
-- Purpose: Read data from file "datain.txt" and send the character
-- to the UART Transmit Protocol component.
-- Note that a subset of the Alphabet is acceptable (A to Z,
-- ' ', and CR. All other characters are to be converted to '?').

TransmitData_Lbl : process
file DataIn_f : TextIO.Text is in "datain.txt";
variable InLine_v : TextIO.Line; -- pointer to string
variable ClkBetweenChar_v : natural;
begin
-- Force TxResetF = '1';
TxReset_s <= true after FastDelay_c;
Reset_Lbl : for Ip_i in 1 to 2 loop
 wait until Clk'event and Clk = '1';
end loop Reset_Lbl;
TxReset_s <= false after FastDelay_c;

wait until Clk'event and Clk = '1'; -- wait for 1 cycle
-- Read data from file
File_Lbl : while not TextIO.Endfile(DataIn_f) loop
 -- Read 1 line from the input file
 TextIO.ReadLine(DataIn_f, InLine_v);

 -- Test if InLine_v is an empty line, then write it (send a CR)
 if InLine_v'length = 0 then
 -- Send to UART_CR_c
 Char2Bus_s <= CR;
 wait on DoneXmit_s'transaction until DoneXmit_s;
 else
 -- Line is not empty
 -- Scan the characters in the line
 -- Check if character is A to Z, or ' ', else send a ?
 Line_Lbl : for Index_1 in InLine_v'low to InLine_v'high loop
 if UART_Pkg.IsAtoz(InLine_v(Index_1)) then
 Char2Bus_s <= InLine_v(Index_1);
 else
 Char2Bus_s <= '?';
 end if;
 end loop Line_Lbl;
 end if;
end process TransmitData_Lbl;

```

```

else if InLine_v(Index_1) = ' ' then -- space
 Char2Bus_s <= ' ';
else
 Char2Bus_s <= '?';
end if;
wait on DoneXmit_s'transaction until DoneXmit_s;
UART_Pkg.Random_Number
(Seed_v => ClkBetweenChar_v,
 Modulus_c => 6);
Deadline_Lbl: for T_i in 1 to ClkBetweenChar_v loop
 wait until Clk'event and Clk = '1';
end loop Deadline_Lbl;
end loop Line_Lbl;

-- Now send a Carriage return for end of line
Char2Bus_s <= Cr;
wait on DoneXmit_s'transaction until DoneXmit_s;
end if;
end loop File_Lbl;

assert false
report "end of file reached, No more data"
severity note;

wait; -- to prevent process from repeating
end process TransmitData_Lbl;

-- Process: Receive2File_Lbl
-- Purpose: This process emulates the interface to the RECEIVE bus
-- protocol. It accepts a character from the receive
-- protocol component and sends it to output
-- file "dataout.txt".

Receive2File_Lbl : process
file DataOut_f : TextIO.Text is out "dataout.txt";
variable OutLine_v : TextIO.Line; -- pointer to string
variable OutLine2_v : TextIO.Line; -- for display to transcript
begin
RxReset_s <= true after FastDelay_c;
Reset_Lbl : for Ip_i in 1 to 2 loop
 wait until Clk'event and Clk = '1';
end loop Reset_Lbl;
RxReset_s <= false after FastDelay_c;

AfterReset_Lbl : loop
 wait on RxChar_s'transaction; -- receipt of a new character.
 if RxChar_s = CR then
 -- Create a new pointer to point to a new string
 OutLine2_v := new string(OutLine_v'low to OutLine_v'high);
 -- Must copy the data, but not the pointers
 OutLine2_v.all := OutLine_v.all;
 -- OutLine2_v is deallocated after the write of the line
 TextIO.WriteLine(output, OutLine2_v);
 -- Write Outline to file
 TextIO.WriteLine(DataOut_f, OutLine_v);
 else
 TextIO.WriteLine(OutLine_v, RxChar_s);
 end if;
end loop AfterReset_Lbl;
end process Receive2File_Lbl;
end UARTBench_s;

```

Figure 11.2.6-1 VHDL Code for the UART Testbench, ch11\_dir\uarttb.vhd




Figure 11.2.6-2 UART Testbench Simulation -- Transfer of 1 Character




Figure 11.2.6-4 UART Testbench Simulation -- Receipt of 1 Character




Figure 11.2.6-3 UART Testbench Simulation -- Transfer of 3 Characters




Figure 11.2.6-4 UART Testbench Simulation -- Resetting of Receive 16X Counter

### 11.2.7 Configuration

A configuration can be used to modify the value of generics or to modify the selection of an architecture. Figure 11.2.7-1 represents a configuration of the testbench to modify the value of the delay generic in the transmission line jitter. Figure 11.2.7-2 represents the simulation for this configuration. Note the transmission errors caused by this excessive data line jitters.

```
-- Title : UART Testbench Configuration
-- Description : Configuration for transmission line delay
Library ATEP_lib;
configuration UartLinkError_Cfg of UartBench_Nty is
 for UartBench_a
 for U1_TransLine_Nty: TransLine_Nty use
 entity ATEP_lib.TransLine_Nty(TransLine_a)
 generic map
 (LinkJitter_g => 75); -- set to 1 for normal (see file uartok_c.vhd)
 end map;
 end for;
 end for;
 end configuration;
end UartLinkError_Cfg;
```

Figure 11.2.7-1 Configuration of the Testbench, ch11\_dir\uarttb\_c.vhd




Figure 11.2.7-2 Simulation using Configuration for Excessive Transmission Jitter.

## EXERCISES

1. Modify the transmit and receive UART components to include 2 STOP bits. Rerun testbench and verify your results.
2. Modify the transmit and receive UART components to include odd parity on the data. Modify the testbench. Rerun the testbench and verify your results.
3. A real UART device includes a transmit Hold register which interfaces with the CPU and loads an 8-bit word under the control of the processor. When the transmit shift register is empty, it loads data from the transmit hold register if that register has a value. Modify the architecture of the transmit UART to incorporate this transmit HOLD register. Rerun the testbench and verify your results.
4. A real UART device includes a receive HOLD register to hold the value of the received data. Data passed to the CPU is read from this receive HOLD register. Modify the architecture of the receive UART to incorporate this receive HOLD register. Rerun the testbench and verify your results.

## 12. VITAL

The purpose of this chapter is to introduce the reader to the concepts of VHDL Initiative Toward ASIC Libraries (VITAL). It is not intended as a coding guide for VITAL. VITAL coding styles, package descriptions, and specifications are described in a document entitled *VITAL Model Development Specification* which can be downloaded via ftp from the Internet site "vhdl.org" in subdirectory "vi/vital". This chapter is based on VITAL Version 2.2b of the specification. The specification is currently being updated. The latest version of the specification and packages can be downloaded via ftp from vhdl.org in subdirectory vi/vital. The current documents supporting VITAL version 2.2b include the following:

|              |                                                     |
|--------------|-----------------------------------------------------|
| vital22b.ps  | VITAL Model Development Specification, Version 2.2b |
| coverltr.ps  | Cover letter                                        |
| appndx_a.ps  | Appendix A: Vital_Timing Package                    |
| appndx_b.ps  | Appendix B: Vital_Primitives Package                |
| appndx_c.ps  | Appendix C: Vital-SDF Mapping                       |
| appndx_d.ps  | Appendix D: Unresolved Issues                       |
| timing_p.vhd | VHDL_Vital_Timing Package Declaration               |
| timing_b.vhd | VHDL_Vital_Timing Package Body                      |
| prmtvs_p.vhd | VHDL_Vital_Primitives Package Declaration           |
| prmtvs_b.vhd | VHDL_Vital_Primitives Package Body                  |

Version 2.2b packages are supplied on disk in the subdirectory "vital" to enable the compilation of the exercises. However, the user is encouraged to download the latest version.



## 12.1 VITAL

### 12.1.1 Overview

The VHDL Initiative Towards ASIC Libraries (VITAL) is an industry-based, informal consortium formed with the following in mind:

- **Charter:** Accelerate the availability of ASIC libraries across industry VHDL simulators.
- **Objective:** High-performance, accurate (sign-off quality) ASIC simulation across VITAL-compliant Electronic Design Automation (EDA) tools from a single ASIC vendor description.
- **Approach:** Define a modeling specification (in conjunction with VHDL packages) that leverages existing practices and techniques, is compliant with IEEE Standards 1076 and 1164, and utilizes Open Verilog International's (OVI) Standard Delay Format (SDF) timing format. Standardize the approved result through the IEEE.
- **End-Product:**
  - (1) *VITAL\_Timing* VHDL package defining standard, acceleratable timing procedures for delay value selection, timing checks, and timing error reporting;
  - (2) *VITAL\_Primitives* VHDL package defining standard, acceleratable primitives for Boolean and table-based functional description;
  - (3) Specification of OVI's Standard Delay Format (SDF) for communication of instance delay values; and,
  - (4) Model Development Specification document defining utilization of VITAL and VHDL elements for ASIC library development.

## 12.2 VITAL FEATURES

The main features of VITAL (based on version 2.2B) include the following:

1. **Modeling specification.** This specification covers:
  - Naming conventions for the timing parameters and internal signals.
  - Use of types defined in the timing package to specify timing parameters.
  - Coding style methodology to define and back annotate timing parameters.
  - Two Coding styles that accommodate acceleratable models:
    - Pin-to-pin delay style with a single process to describe the behavior.
    - Distributed delay style with use of predefined concurrent procedures.
- **Two levels of compliance:**
  - Level 0: Complex models described at higher level,
  - Level 1: Model acceleration permitted.

## VITAL

2. **VITAL timing package.** This package contains data types and subprograms to support development of macrocell timing models. Included in this package are routines for delay selections, timing violations checking and reporting, and glitch detection.
3. **VITAL\_Primitives package.** This package is a set of commonly used combinatorial primitives provided both in Function and concurrent Procedure form to support either behavioral or structural modeling styles. Examples of VITAL primitives include VitalAND, VitalOR, Vital AND2, VitalMux4, etc.) The procedure primitives support separate pin-to-pin delay path and GlitchOnEvent glitch detection. In addition, this package contains general purpose Truth and State Tables which are very useful in defining state machines and registers.
4. **VITAL\_SDFmap.** The Standard Delay File (SDF) to VHDL mapping specification defines the mapping/translation of SDF data to Generic Parameter values on VITAL models. Simulator vendors use this mapping standard to build tools which automatically back-annotate the VHDL circuit and timing data values.

## 12.3 VITAL MODEL

A VITAL compliant representation of level 0 and level 1 models consists of an entity with generics defining the timing parameters of the ports. The types of the generics are defined in VITAL\_Timing package and can be any of the following types and subtypes shown in Figure 12.3.

|         |                       |                                                    |
|---------|-----------------------|----------------------------------------------------|
| type    | TransitionType        | is (tr01, tr10, tr0z, trz1, tr1z, trz0); -- {TVTG} |
| type    | TransitionIOType      | is (trll, trlh, trhl, trhh); -- {R&R}              |
| type    | TransitionArrayType   | is array (TransitionType range <>) of time;        |
| type    | TransitionIOArrayType | is array (TransitionIOType range <>) of time;      |
| subtype | DelayTypeXX           | is time;                                           |
| subtype | DelayType01           | is TransitionArrayType (tr01 to tr10);             |
| subtype | DelayType01Z          | is TransitionArrayType (tr01 to trz0);             |
| subtype | DelayTypeIO           | is TransitionIOArrayType (trll to trhh);           |
| subtype | DelayArrayTypeXX      | is array (natural range <>) of DelayTypeXX;        |
| type    | DelayArrayType01      | is array (natural range <>) of DelayType01;        |
| type    | DelayArrayType01Z     | is array (natural range <>) of DelayType01Z;       |
| type    | DelayArrayTypeIO      | is array (natural range <>) of DelayTypeIO;        |
| type    | TimeArray             | is array (natural range <>) of time;               |

Figure 12.3 Vital (Version 2.2B) Types for Timing Parameters

The VITAL generic timing parameters are one of the following forms:

```
VITAL_Prefix
VITAL_Prefix_PortName
VITAL_Prefix_Port1Name_Port2Name_Condition_Edge1_edge2
```

The VITAL timing parameter prefixes are defined in table 12.3-1.

Table 12.3 VITAL Timing Parameter Prefixes

| VITAL_Prefix | SIGNIFICANCE                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| tipd         | <b>Interconnect Path Delay (IPD).</b> This represents the delay from the input port to an internal signal which represents the input to the internal hardware. |
| tpd          | <b>Propagation Delay.</b> This represents the propagation delay between the output of a functional block and its interconnect signal or port.                  |
| tsetup       | <b>Setup constraint.</b> This timing parameter is used to verify timing violations.                                                                            |
| thold        | <b>Hold constraint.</b> This timing parameter is used to verify timing violations.                                                                             |
| trelease     | <b>Release constraint (like setup for asynchronous signals).</b>                                                                                               |
| trecovery    | <b>Recovery constraints (like hold for asynchronous signals).</b>                                                                                              |
| tperiod      | <b>Period where Min or Max is not specified.</b>                                                                                                               |
| tperiod_min  | <b>Minimum period</b>                                                                                                                                          |
| tperiod_max  | <b>Maximum period</b>                                                                                                                                          |
| tpw          | <b>Minimum pulse width</b>                                                                                                                                     |
| tdevice      | <b>Indicates to which subcomponent the specification applies</b>                                                                                               |
| tskew        | <b>Indicates to which subcomponent the specification applies</b>                                                                                               |
| tpulse       | <b>Path pulse delay</b>                                                                                                                                        |

The Ports of the entity shall use the Std\_Logic\_1164 data type or subtypes. Array Ports shall use the Std\_Logic\_Vector data types and may be constrained, (e.g. x : Std\_Logic\_Vector(31 downto 0);)

The VITAL architecture for level 1 models can be written in one of two styles, but not both, including:

1. Pin-to-pin delay style
2. Distributed delay style

### 12.3.1 Pin-to-Pin Delay Modeling Style.

Figure 12.3.1 is a representation of VITAL pin-to-pin architecture which includes the following:

1. "Wire\_Delay" Input path delay block. A block called *Wire\_Delay* is a requirement if the model used the *tipd* generics to define the input propagation delays between the input ports and internal signals. Those internal architectural signals are named *PortName\_tipd*. The *Wire\_Delay* block calls concurrent procedure *VitalPropagateWireDelay* defined in package *Vital\_Timing*.




Figure 12.3.1 VITAL Pin-To-Pin Architecture

2. "VitalBehavior" process. This process, like any other VHDL process, includes a declaration section where constants, variables, and aliases are declared. Constants of type *VitalTruthType* or *VitalStateType* can be used to define truth tables for Boolean logic, or state tables for state machine definitions. Those constants are used as actual parameters to functions and procedures to compute the results based on the inputs and the previous states (for state machines). The *VitalBehavior* process structure is rigid, and is divided into three parts:
  1. **Timing checks.** These are procedure calls to procedure *VitalTimingCheck* defined in package *VITAL\_Timing*. A check on a user defined generic "TimingCheckOn" of type Boolean can be made with an "if" statement prior to calling the *VitalTimingCheck* procedure.
  2. **Functionality.** This section may contain one or more calls to subprograms contained in the *Vital\_Primitives* package. It may also contain assignments to internal temporary variables. This process has no wait statements, and the sensitivity list includes a reference to all the inputs ports or their \*\_ipd signal counterparts, but not both. No control structures are allowed (if, case, loop

```

tmWire => VitalExtendToFillDelay(tipd_ResetF));
Vital_Timing.VitalPropagateWireDelay
{OutSig
=> Clk_ipd,
InSig
=> VitalExtendToFillDelay(tipd_Clk)
};
end block;

-- Behavior section
VitalBehavior: process(Clk_ipd, ResetF_ipd)
-- Timing checks results
variable tViol_ResetF_Clk : X01 := '0';
variable violation : X01 := '0';
variable TimeMarkerResetClk : Vital_Timing.TimeMarkerType
:= (RefTimeMarker => - 500 ns,
HoldCheckPassed => null,
LockOutCheck => null);

variable Results : Std_Logic_Vector(1 to 2);
alias CountL_zd : Std_Logic is Results(1);
alias Count0_zd : Std_Logic is Results(2);
variable PrevData : Std_Logic_Vector(1 to 3);
variable Count0_GlitchData : VITAL_Timing.GlitchDataType;
variable Count1_GlitchData : VITAL_Timing.GlitchDataType;

constant H : Vital_Primitives.VitalBablesSymbolType := '1';
constant L : Vital_Primitives.VitalBablesSymbolType := '0';
constant x : Vital_Primitives.VitalBablesSymbolType := '-';
constant S : Vital_Primitives.VitalBablesSymbolType := 'S';
constant R : Vital_Primitives.VitalBablesSymbolType := '/';
constant U : Vital_Primitives.VitalBablesSymbolType := 'X';
constant V : Vital_Primitives.VitalBablesSymbolType := 'B';

```

```

constant CounterState :
Vital_Primitives.VitalStateTableType(1 to 8, 1 to 7) := (
-- previous_data States Results(next state)
-- Viol Clk RSF Q1 Q0 Q1 Q0
(U, x, x, x, x, x, U, U), -- Timing Violation
(x, R, L, x, x, L, L, L), -- Synchronous Reset
(x, R, H, L, L, L, H, H), -- Count
(x, R, H, L, H, H, H, H), -- Count
(x, R, H, H, L, L, L, L), -- Count
(x, R, H, H, H, U, U, U), -- Count
(x, V, x, x, x, x, S, S));

```

in the process (except for one "if" statement in the timing checks section). No signal assignment are allowed, outside of the path delay section. Data is passed between sections in the process using variables. Specifically, the violation section is only allowed to make assignments to violation flags.

3. Path Delay section. Each output signal is driven by a call to *VitalPropagatePathDelay* procedure. It is the job of *VitalPropagatePathDelay* routine to determine the appropriate delay to use given that an output signal has changed value. It accomplishes this task by knowing when the input paths to the routine last changed their values. From that information, it picks the minimum delay of all possible active stimulus-response paths.

Figure 12.3.1 represents an example of a two-bit counter with synchronous reset using the pin-to-pin modeling style.

```

-- Title : VITAL PinToPin Modeling Style
-- Description : Modeling of a synchronous 2 bit counter with a reset
--
library IEEE;
use IEEE.Std_Logic_1164.all;

library VITAL;
use VITAL.Vital_Timing.all;
use VITAL.Vital_Primitives.all;
use VITAL.Vital_Primitives;

entity Counter_Nty is
generic(tipd_ResetF : DelayType01 := (2 ns, 2 ns);
tipd_Clk : DelayType01 := (2 ns, 2 ns);
tsetup_ResetF_Clk : DelayType01 := (15 ns, 15 ns);
thold_ResetF_Clk : DelayType01 := (10 ns, 10 ns);
tipd_Clk_Q0 : DelayType01 := (10 ns, 10 ns);
tipd_Clk_Q1 : DelayType01 := (10 ns, 10 ns);
TimingCheckOn : boolean := true);
port (ResetF : in Std_Logic := '0';
Clk : in Std_Logic := '0';
Count : out Std_Logic_Vector(1 downto 0));
end Counter_Nty;

architecture PinToPin_a_of Counter_Nty is
attribute Vital_level1 of PinToPin_a : architecture is true;
signal ResetF_ipd : Std_uLogic := 'X';
signal Clk_ipd : Std_uLogic := 'X';
begin
-- Input path delay
Wire_Delay: block
begin
Vital_Timing.VitalPropagateWireDelay
(OutSig => ResetF_ipd,
InSig => ResetF);
end block;

```

```

begin
-- TimingCheck:
if TimingCheckOn then
Vital_Timing.VitalTimingCheck
TestPort => ResetF_ipd,
ResetPort => "ResetF",
RefPortName => Clk_ipd,
RefPortName => "Clk",
t_setup_hi => testup_ResetF_Clk(tr01),
t_setup_lo => testup_ResetF_Clk(tr10),
t_hold_hi => thold_ResetF_Clk(tr01),
t_hold_lo => thold_ResetF_Clk(tr10),
CheckEnabled => true,
RefTransition => Clk_ipd = '1',
HeaderMag => "Counter",
TimeMarker => TimeMarkerResetF_Clk,
Violation => Tviol_ResetF_Clk;
end if;

-- Functionality
violation := Tviol_ResetF_Clk; -- Usually ORed with other violations
Vital_Primitives.VitalStateTable
(StateTable => CounterState,
DataIn => (violation, Clk_ipd, ResetF_ipd), -- Inputs
NumStates => 2, -- Number state variables (FF)
Result => Results,
PreviousDataIn => PrevData);

-- Path Delay Section
-- PathDelay:
Vital_Timing.VitalPropagatePathDelay
(OutSignal => Count(1),
OutSignalName => "Count_MSB",
Paths(0).InputChangeTime => Clk_ipd'last_event,
Paths(0).PathDelay => VitalExtendToFillDelay(tpd_clk_q1),
Paths(0).PathCondition => true,
GlitchData => Count1_GlitchData,
GlitchMode => Xonly,
GlitchKind => OnEvent);

Vital_Timing.VitalPropagatePathDelay
(OutSignal => Count(0),
OutSignalName => "Count_LSB",
Paths(0).InputChangeTime => Clk_ipd'last_event,
Paths(0).PathDelay => VitalExtendToFillDelay(tpd_clk_q0),
Paths(0).PathCondition => true,
GlitchData => Count0_GlitchData,
GlitchMode => Xonly,
GlitchKind => OnEvent);

end process VitalBehavior;
end PinToPin_a;

```

Figure 12.3.1 Pin-To-Pin Modeling Style of a Two-Bit Counter, ch12\_dir\counter.vhd

### 12.3.2 Distributed Delay Modeling Style

Distributed delay is a style of delay modeling where an ASIC cell is actually composed of structural portions, each is left to account for its own delay. The output of the ASIC cell is an artifact of the structure, event profile and actual delays that are present in the underlying implementation of this cell. Figure 12.3.2-1 represents VITAL distributed delay architecture.




Figure 12.3.2-1 VITAL Distributed Delay Architecture

Functionality for the Distributed Delay model shall be contained within the *Vital\_Netlist* block. Only calls to *VITAL\_Primitives* concurrent procedures may be made within this block. Local signals may be declared solely to support the interconnection of the concurrent procedures. Timing information may be passed into the concurrent procedures from the generic parameter list. Figure 12.3.2-2 represents the high level architecture of a model using the distributed VITAL modeling style. Figure 12.3.2-3 represents the VITAL code for this model using this distributed modeling style.




Figure 12.3.2-2 High Level Architecture of a Model Using The Distributed Vital Modeling style

```

-- Title : VITAL Distributed Modeling Style
-- Description : Modeling of a synchronous 2 bit counter with a reset
--

library IEEE;
use IEEE.Std_Logic_1164.all;

library VITAL;
use VITAL.Vital_Timing.all;
use VITAL.Vital_Primitives;
use VITAL.Vital_Primitives.all;
use VITAL.Vital_Primitives;

entity Counter_Nty is
generic(tpd_And : DelayType01 := (5 ns, 5 ns);
 tpd_Clk_Q0 : DelayType01 := (10 ns, 10 ns);
 tpd_Clk_Q1 : DelayType01 := (10 ns, 10 ns));
port (ResetF : in Std_Logic := 'U';
 Clk : in Std_Logic := 'U';
 ClkEnbT : in Std_Logic := 'U';
 Count : out Std_Logic_Vector(1 downto 0));
end Counter_Nty;

architecture Count_Distrib of Counter_Nty is
attribute Vital_level of Count_Distrib : architecture is true;
signal Clk_s : Std_Logic := 'X';
signal CountData_s : Std_Logic_Vector(1 downto 0) := "XX";
begin

-- Input path delay
Vital_Netlist: block
constant H : Vital_Primitives.VitalTableSymbolType := '1';
constant L : Vital_Primitives.VitalTableSymbolType := '0';
constant X : Vital_Primitives.VitalTableSymbolType := '-'; -- any match
constant S : Vital_Primitives.VitalTableSymbolType := 'S'; -- same
constant R : Vital_Primitives.VitalTableSymbolType := '/'; -- rising

```

```

constant U : Vital_Primitives.VitalTableSymbolType := 'X';
constant V : Vital_Primitives.VitalTableSymbolType := 'B'; -- valid CLK

constant CounterState :
Vital_Primitives.VitalStateTableType(1 to 9, 1 to 6) := (
--dataIn ->
-- Clk Reset Present States Results
-- (Next state)
-- 1 2 3 4 5 6
-- Clk R Q1 Q0 Q1 Q0 -- Violation
-- x, U, U, U, U, U, U, U, -- Reset
-- R, L, x, x, L, L, L, L, -- Count
-- R, H, L, L, L, L, H, H, -- Count
-- R, H, L, L, L, L, H, H, -- Count
-- R, H, H, H, L, L, L, L, -- Count
-- R, H, H, H, L, L, L, L, -- Count
-- R, H, H, H, U, U, U, U, -- Count
-- R, H, H, H, U, U, U, U, -- Count
-- V, x, x, x, S, S); -- Same, no change

begin
-- For demonstration, the circuit includes an AND gate followed by
-- the state table
Vital_Primitives.VitalAND2(q
a => Clk_s, -- Internal clock signal
b
=> Clk,
tpd_a_q => tpd_And,
tpd_b_q => tpd_And);

Vital_Primitives.VitalStateTable
(StateTable => CounterState,
DataIn(1) => Clk_s, -- sub-element association
DataIn(2) => ResetF,
NumStates => 2,
Result(1) => CountData_s(1),
Result(2) => CountData_s(0));

Vital_Primitives.VitalBuf(q
a
=> Count(1),
tpd_a_q => tpd_Clk_Q1);

Vital_Primitives.VitalBuf(q
a
=> Count(0),
tpd_a_q => tpd_Clk_Q0);


end block;
end Count_Distrib;

```


Figure 12.3.2-3 VITAL Model Using The Distributed Modeling Style, ch12\_dir\countdd.vhd

### EXERCISES

1. Define a testbench to test the pin-to-pin architecture for this counter. Use the timing results shown below as guidelines for the inputs stimuli and the expected results.



2. Define a testbench to test the distributed architecture for this counter. Use the timing results shown below as guidelines for the inputs stimuli and the expected results.



## 13. DESIGN FOR SYNTHESIS

Synthesis is the process of translating a design from a hardware description (such as VHDL) into a circuit design using components from a specified library (e.g. TTL, ASIC library for a specific technology). VHDL code written for synthesis is not necessarily compatible among synthesizers from different vendors. Each vendor imposes its own sets of rules in the VHDL style, VHDL constructs, and pragmas (i.e. comment directives) to direct the compiler in certain directions. Synthesis is a moving technology with guidelines continuously changing. The reader must study the vendor guidelines and restrictions to perform synthesis with the vendor's toolset. This chapter provides some elementary guidelines in using VHDL for circuit synthesis along with a summary of the VHDL constructs which are typically synthesizable.

### 13.1 SYNTHESIS METHODOLOGY

Figure 13.1 represents a typical synthesis design methodology.

#### 13.1.1 Define Design Level

The word circuit synthesis is subject to interpretation because it means several things to different people. The meaning ranges from transforming a complex VHDL model into a complete 200,000 gate equivalent design to only synthesizing combinational logic clouds of less than 100 gates.

**FA** Know the level of design which will be synthesized:

State machine level, RTL, Gate level (see chapter 1 for definitions).

*Rationale: The levels of design help define the synthesis approach.*




Figure 13.1.1 Synthesis Methodology

The three common levels of design for synthesis include the following.

13.1.1.1 State Machine

Logic is considered sequential when its outputs are a function of not only its inputs but also the present condition or state of the circuit. The state of a circuit is usually stored in registers. Two VHDL styles are used to define a sequential logic:

1. **Implicit** finite state machine description which contain no explicit states register. Those registers are implied by the control flow.
2. **Explicit** finite state machine description which uses an explicit state register to hold an encoded representation of the current state.

Figure 13.1.1.1 is an example of two identical representations of a state machine, an implicit state machine in architecture `Implicit_a`, and an explicit state machine in architecture `Explicit_a`. Note that the implicit state machine model uses a procedural flow of control to determine the sequences of states. This flow is controlled by the introduction of multiple "wait until clock'event" statements. However, the explicit state machine restricts the use of a single "wait until clock'event" statement.

```

entity ImplExpl_Nty is
 port (Red : out bit;
 Yellow : out bit;
 Green : out bit;
 Reset : in bit;
 Clk : in bit);
end ImplExpl_Nty;

architecture Implicit_a of ImplExpl_Nty is
begin -- Implicit_a
 -- Process: Red, Yellow, and Green ports are
 -- Purpose: In turn ON unless there is a Reset.
 -- Once a cycle starts, it must complete
 Implicit_Lbl : process
begin -- process Implicit_Lbl
 wait until Clk'event and Clk = '1';
 if Reset = '1' then -- RST state
 Red <= '0';
 Yellow <= '0';
 Green <= '0';
 else
 Red <= '1'; -- RedON
 Yellow <= '0';
 Green <= '0';
 wait until Clk'event and Clk = '1';
 end if;
 Red <= '0'; -- YelON
 Yellow <= '1';
 Green <= '0';
 wait until Clk'event and Clk = '1';
 Red <= '0'; -- GrnON
 Yellow <= '0';
 Green <= '1';
end if;
end process Implicit_Lbl;
end Implicit_a;

Implicit Finite State Machine
Multiple wait until clock
statements

architecture Explicit_a of ImplExpl_Nty is
 type State_Typ is (RST, RedOn, YelOn, GrnOn);
 signal State_s : State_Typ; -- State register
begin -- Explicit_a
 -- Process: Explicit_Lbl
 -- Purpose: Red, Yellow, and Green ports are
 -- In turn ON unless there is a Reset.
 -- Once a cycle starts, it must complete
 Explicit_Lbl : process
begin -- process Explicit_Lbl
 wait until Clk'event and Clk = '1';
 if Reset = '1' and State_s = GrnOn then
 Red <= '0';
 Yellow <= '0';
 State_s <= RST;
 end if;
end process Explicit_Lbl;
end Explicit_a;

Explicit states of state
machine
Single wait until clock
statement

```

```

elsif Reset = '0' and
(State_s = Red or State_s = GrnOn) then
 Red <= '1';
 Yellow <= '0';
 Green <= '0';
 State_s <= RedOn;
elsif State_s = RedOn then
 Red <= '0';
 Yellow <= '1';
 Green <= '0';
 State_s <= YelOn;
elsif State_s = YelOn then
 Red <= '0';
 Yellow <= '0';
 Green <= '1';
 State_s <= GrnOn;
end if;
end process Explicit_Lbl;
end Explicit_s;

```

**Figure 13.1.1.1 Implicit and Explicit Representations of a State Machine, ch13\_dir\implexpl.vhd**


Vendors do implement the explicit finite state machine descriptions. However, many vendors **DO NOT** implement the implicit finite state machine description. Therefore, the user must understand and abide by the vendor's rules constraints.

**AI** When defining explicit state machines, encode the states of states using the enumeration data type. Attempt to organize the enumerations so that the first enumeration ("left) is the default or benign state. Some synthesizers allow the manual encoding of those states into binary values using pragmas. Refer to vendor's manual for implementation and guidelines.

**Rationale:** This approach provides commonality in code writing. Some vendors encode the first enumeration as a zero which tends to correspond to the reset or benign state.

#### 13.1.1.2 Register Transfer Level (RTL)

The RTL level is often called data flow level. As discussed in chapter 1, the RTL level describes the combinational logic equations (or logic clouds) that exists between registers. The RTL level is shown in figure 13.1.1.2.



**Figure 13.2.2 RTL Level**

**AI** Use concurrent signal assignment statements without a clock statement (i.e. without the when clk/event and Clk = '1') to describe the combinatorial logic. Alternatively, use processes with sensitivity clauses and with variables used to compute the values of complex terms.

**Rationale:** Concurrent signal assignments are easy to read and maintain and require no sensitivity clause. Processes allow the use of variables to compute complex terms. The user must insure that the sensitivity clause is complete for proper simulation. Some synthesizers may ignore the sensitivity clause, thus causing the synthesis results to behave differently than the VHDL code.

#### 13.1.1.3 Structural

At this level, a structural interconnections of predefined components or concurrent procedure calls is used to define the model to be synthesized. The library of components and supporting packages with procedures is available from the synthesizer vendor. This library includes definitions for a variety of components targeted to specific technologies ranging from registers and multiplexers to complex designs such as memories, adders, multipliers, etc.

#### 13.1.2 Define Packages

**AI** Once a level of modeling definition is defined, the packages necessary to support modeling can be defined. These packages include the following:

1. Synthesis vendor packages such as the arithmetic package.
2. User defined packages for type, constant, and subprogram definitions.

**Rationale:** The Packages are essential for the decomposition of the VHDL code.

Various packages are supplied on disk in subdirectory "inet", "inet2", and "Synopsys". The preface section "About the Disk" summarizes the content of those packages.

#### 13.1.3 PARTITION DESIGN

##### 13.1.3.1 Define Partitions

Large designs are often broken into functional partitions as part of the divide and conquer methodology. Partitions help manage large designs. In additions, partitions can be handed to different designers, each responsible for their partitions. Thus, partitions need to be defined early in the design process.

##### 13.1.3.2 Define Interconnects

Since partitions communicate with other partitions, partition specifications defining the protocol and interfaces between partitions need to be written. In addition, partition entities and interconnection diagrams must be defined.



### 13.1.1.3.3 Define Test Plan

Define a test plan early in the design process to ensure that the partitions and the whole design will be tested according to their requirements.

### 13.1.1.3.4 Define Testbench

A testbench which meet the requirements of the test plan to verify proper operation of the UUT must be defined early in the design process. The partition specifications, test plans and testbenches provide good documentation and are used in the verification process to insure that the design meet the intended requirements.

### 13.1.1.4 Design the Architectures

Design the architectures of the partitions using the appropriate guidelines for synthesis.

### 13.1.1.5 Synthesize Designs

#### 13.1.1.5.1 Synthesis of Partitions

Once the VHDL code is written, it can be synthesized with the selected vendor's toolset. The partitions can either be synthesized separately, or combined together to enhance the sharing of resources and control logic.

#### 13.1.1.5.2 Timing Analysis and Optimization

Timing and area considerations must be optimized to obtain an acceptable design. There are several tools to support this effort.

#### 13.1.1.5.3 Netlist

A netlist of the design can be obtained from the synthesizer toolset.

#### 13.1.1.5.4 Structural VHDL

Some vendors provide an automatic VHDL code generation of the structural view of the synthesized model. Specifically, the vendor can supply a VHDL structural view of the synthesized design made up of gates (and, nand, xor, etc.) and registers. This VHDL view is equivalent to the netlist and can be used to verify the synthesized design in a VHDL environment.

### 13.1.6 Verify the Design

Design verification is best achieved with a VHDL testbench (see chapter 10) which meet the requirements defined in the test plan. The UUT to be tested can be the non-synthesized version of the design, or the synthesized version. As mentioned in the previous section, either the VHDL structural view or the netlist can be used to verify the final design. If the designer has the luxury of simulating a design in mixed mode (i.e. gate level along with other VHDL models), then a netlist output of the synthesized design is sufficient.

## 13.2 CONSTRUCTS FOR SYNTHESIS

This sections reviews the various VHDL constructs and identifies those which are typically synthesizable and non-synthesizable. It also address guidelines for inferring registers, latches, and the asynchronous reset or set of registers. Table 13.2-1 summarized the synthesis rules for types and subtypes. Table 13.2-2 represents the synthesis rules for classes of objects. Table 13.2-3 summarizes the synthesis rules for operators. Table 13.2-4 represents the synthesis rules for design units. Table 13.2-5 addresses the attributes and predefined language environment. Table 13.2-6 addresses the synthesis rules for sequential statements.

### 13.2.1 Register / Latch Inference

Registers are always inferred when signals are assigned values in a clocked process (e.g. a process with a "wait until Clk'event and Clk = '1,'" statement). However, the rules for register implementation of variables are different. In clocked processes the following rules generally apply to variables:

1. Reading a variable before assigning a value to that variable implies reading the "old" value of that variable, or a register implementation for that variable.
2. If a variable is assigned or written before it is read, and there is NO PATH where the variable is first read before the variable assignment, then the variable is used as temporary storage and NO register is implied for that variable. Thus if the value of that variable is later used in the equation for a signal assignment, then a register implementation is made for the assigned signal only (but not for the variable). If the variable is used in the control element (e.g. if or case statement) then the variable is used in the generation of the control logic. Thus, If a register is not intended (e.g. using a variable as a temporary place holder or computational element) it is important not to read the variables before assigning values to those variables.

Figure 13.2.1-1 represents the use of a variable with a variable assignment prior to reading the variable (No implied register). Figure 13.2.1-2 represents a synthesized implementation of that design. Figure 13.2.1-3 represents the use of a variable with a variable assignment after the reading of the variable, thus inferring a registers on inputs J and K. Figure 13.2.1-4 represents a synthesized implementation of that second design (Notice the implied Flip-Flops following the J and K inputs).

```

...
entity FF_Nty is
 Std_Logic;
 port (Clk : in
 Reset : in
 J : in
 K : in
 Q : out
 Std_Logic);
end FF_Nty;

architecture FF_a of FF_Nty is
 signal Q_s : Std_Logic;
begin
 FF_Lbl : process
 variable JK_V : Std_Logic_Vector(1 downto 0);
 begin
 -- process FF_Lbl
 wait until Clk'event and Clk = '1';
 if Reset = '1' then
 Q_s <= '0';
 else
 case JK_V is
 when "00" => Q_s <= Q_s;
 when "01" => Q_s <= '0';
 when "10" => Q_s <= '1';
 when "11" => Q_s <= not Q_s; -- signal needed for reading
 when others => Q_s <= 'X'; -- JK
 end case;
 end if;
 JK_V := (J & K); -- Variable assignment after read of variable.
 end process FF_Lbl;
 -- Concurrent statement
 Q <= Q_s;
end FF_a;

```

Reading variable before assigning a value IMPLIES registers on J and K inputs

Figure 13.2.1-3 Variable Assignment After Reading the Variable, ch13\_dir/fz\_ea.vhd




Figure 13.2.1-4 Synthesized Implementation of Design in Figure 13.2.1-3

```

...
entity FF_Nty is
 Std_Logic;
 port (Clk : in
 Reset : in
 J : in
 K : in
 Q : out
 Std_Logic);
end FF_Nty;

architecture FF_a of FF_Nty is
 signal Q_s : Std_Logic;
begin
 FF_Lbl : process (Reset, Clk)
 variable JK_V : Std_Logic_Vector(1 downto 0);
 begin
 -- reading the variable
 wait until Clk'event and Clk = '1';
 if Reset = '1' then
 Q_s <= '0';
 else
 case JK_V is
 when "00" => Q_s <= Q_s;
 when "01" => Q_s <= '0';
 when "10" => Q_s <= '1';
 when "11" => Q_s <= not Q_s; -- signal needed for reading Q output
 when others => Q_s <= 'X'; -- JK
 end case;
 end if;
 end process FF_Lbl;
 -- Concurrent statement
 Q <= Q_s;
end FF_a;

```

Variable assignment before read of variable, thus NO registers are implied

Signal assignment implies a register in a clocked process.

Figure 13.2.1-1 Variable Assignment Prior to Reading the Variable used as Control Element, ch13\_dir/ff\_ea.vhd




Figure 13.2.1-2 Synthesized Implementation of Design in Figure 13.2.1-1

### 13.2.2 Asynchronous Reset or Set of Registers



Use an if statement to insure that either the asynchronous (set or reset assignment) or the synchronous assignment is executed, but not both.

**Rationale:** *The if statement separates the synchronous from the asynchronous portions of the design. This approach is compatible with many synthesizer tool vendors.*

Figure 13.2.2 provides an example of such a methodology.

```
entity FF_Async_Nty is
 port(Clk : in bit;
 D : in bit;
 Reset : in bit;
 Q : out bit);
end FF_Async_Nty;


architecture FF_Async_a of FF_Async_Nty is
begin
 Async_Lbl: process(Clk, Reset)
 begin
 if Reset = '1' then
 Q <= '0';
 elsif Clk'event and Clk = '1' then
 Q <= D;
 end if;
 end process Async_Lbl;
end FF_Async_a;
```

Figure 13.2.2 Asynchronous Reset or Set of Registers, ch13\_dir/ffasync.vhd

### 13.2.3 Latch Inference and Avoidance

A latch is generally inferred when all conditional statements, conditional signal assignments, and selected signal assignments are incomplete. For example:

```
if SomeSignal = '1' then -- latch is inferred for SomeSignal
 X <= '0';
end if;
```



To avoid unwanted latches in combinational designs, all conditional statements, conditional signal assignments, and selected signal assignments must be complete. Thus, all conditions must be considered, and values must be assigned under all conditions. In addition, the right-hand side of a signal assignment must not depend on values assigned in a previous activation of the process (implying storage), or outside the process and not included in the sensitivity list. The user must verify these rules against the vendors rules.

**Rationale:** *Many vendors implement these rules because a latch is inferred when values are inferred from a previous activation of the process.*

Figure 13.2.3 provides an example of such guidelines.

```
entity Combinational_Nty is
 port(A : in Bit;
 B : in Bit;
 C : in Bit;
 T : out Bit_Vector(1 downto 0));
end Combinational_Nty;

architecture Incomplete_a of Combinational_Nty is
begin
 -- Incomplete process implying a register for T because
 -- if inputs A, B, C are equal to 001 then T must hold the
 -- previous value of T, thus implying a latch.
 Combnt1_Lbl: process(A, B, C)
 begin
 if A = '1' then
 T <= "00";
 elsif B = '1' then -- here if A = '0'
 T <= "01";
 elsif C = '0' then -- here if A = '0' and B = '0'
 T <= "10";
 end if;
 end process Combnt1_Lbl;
end Incomplete_a;

architecture Complete_a of Combinational_Nty is
 subtype Vect3_Typ is Bit_Vector(2 downto 0);
begin
 -- Complete process because all combinations are covered,
 Combnt1_Lbl: process(A, B, C)
 begin
 case Vect3_Typ'(A & B & C) is
 when "000" => T <= "00";
 when "001" => T <= "00";
 when "010" => T <= "00";
 when "011" => T <= "00";
 when "100" => T <= "00";
 when others => T <= "00";
 end case;
 end process Combnt1_Lbl;
end Complete_a;
```

Figure 13.2.3 Examples of Incomplete and Complete Signal Assignments, ch13\_dir/incomplete.vhd



When designing synchronous logic, avoid VHDL structures that infer latches.

**Rationale:** *In synchronous logic, it is good practice to use clocked registers, clocked with a single clock, as storage elements.*

Table 13.2-1 Synthesis Rules for Types and Subtypes

|  |                                                                                                                                                                                                                                  |
|--|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|  | Generally supported. See vendor's notes for limitations                                                                                                                                                                          |
|  | Generally supported. See vendor's notes for exceptions (such as loop counters). Type Std_Logic provides a tri-state buffer when the state is assigned a value of 'Z'. The Std_uLogic(-) is generally considered as a don't care. |
|  | Ignored or not allowed. The synthesizer will not put delay elements to meet the timing margins specified in the after clause.                                                                                                    |
|  | Not supported                                                                                                                                                                                                                    |
|  | One dimensional arrays generally supported. Indices may need to be of type integer only. Memories supported by declaring a one dimensional array of a bit vector type for the width.                                             |
|  | Multidimensional arrays are generally not supported.                                                                                                                                                                             |
|  | Generally not supported.                                                                                                                                                                                                         |
|  | Not supported.                                                                                                                                                                                                                   |
|  | Not supported.                                                                                                                                                                                                                   |

Table 13.2-2 Synthesis Rules for Classes of Objects

|  |                                                                                                                                                                                                                          |
|--|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|  | Generally supported. Some synthesizers do not support deferred constants (declared in package bodies)                                                                                                                    |
|  | Supported. Register and bus declarations are not supported. Initial value is ignored. Typically uses type IEEE.Std_Logic for resolved signal, where 'Z' is the tri-state implemented with a tri-state driver.            |
|  | Supported. Variables in processes can be used to hold temporary values. Variables in clocked processes may be used as registers because they retain a memory of the old values if they are read before they are updated. |
|  | This class is not synthesizable.                                                                                                                                                                                         |

Table 13. 2-3 Synthesis Rules for Operators

|  |                                                                           |
|--|---------------------------------------------------------------------------|
|  | Supported.                                                                |
|  | Supported.                                                                |
|  | Generally supported. May need vendor's package.                           |
|  | Supported for emulation of shifts (Restricted to operands of power of 2). |
|  | Generally supported.                                                      |
|  | Generally supported.                                                      |
|  | Supported. (A_s <= A_v;)                                                  |
|  | Supported. (A_v := A_s;)                                                  |
|  | Supported. (A_s <= "1" when ...)                                          |
|  | Supported. (With OpCode select A_s <= "11" when Cond1, "00" when ....)    |
|  | Supported. (A_s, B_s, C_s) <= T3_Typ("101");                              |

Table 13.2-4 Synthesis Rules for Design Units

|                              |  |                                                                                                                           |
|------------------------------|--|---------------------------------------------------------------------------------------------------------------------------|
| Entity                       |  | Generics may not be supported.<br>Default values are ignored.<br>See vendor's notes.                                      |
| Alias for signals            |  |                                                                                                                           |
| Architecture                 |  | Guards are typically not supported                                                                                        |
| Block                        |  | Sensitivity list may be ignored. This may lead to incorrect simulation of the VHDL input model and the synthesized model. |
| Process                      |  | Generally supported. Can implement predefined structures with procedure calls.                                            |
| Concurrent procedure call    |  | Not supported                                                                                                             |
| Concurrent assertion         |  | Supported. Guarded and transport are typically ignored.                                                                   |
| Concurrent signal assignment |  | Supported.                                                                                                                |
| Component instantiation      |  | Supported.                                                                                                                |
| Generate                     |  | Supported.                                                                                                                |
| Package                      |  | Supported.                                                                                                                |
| Library                      |  | See vendor's notes. Some vendors restrict the library to work.                                                            |
| Subprogram                   |  | Supported with some restrictions. See vendor's notes.                                                                     |
| Configuration                |  | Generally not supported.                                                                                                  |

Table 13.2-5 Attributes and Predefined Language Environment

|                         |  |                                                                                                  |
|-------------------------|--|--------------------------------------------------------------------------------------------------|
| User defined attributes |  | Generally not supported. Vendor may supply vendor's attributes in packages to control synthesis. |
| Predefined attributes   |  | Limited support of predefined attributes. See vendor's notes.                                    |
| TextIO package          |  | Not supported. TextIO addresses files which are not supported.                                   |

Table 13.2-6 Synthesis Rules for Sequential Statements

|                   |  |                                                                                                                                                                                     |
|-------------------|--|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| wait              |  | Supported. (e.g. wait until clock'event and clock = '1;'). Some synthesizers do not allow more than one wait statement in a process.                                                |
| assertion         |  | Not supported. No hardware significance.                                                                                                                                            |
| Signal assignment |  | Supported with the following exceptions:<br>1. transport and after.<br>2. Multiple waveform elements (e.g. S <= '1', '0' after 10 ns;).                                             |
| Variable          |  | Supported.                                                                                                                                                                          |
| procedure call    |  | Supported with some exceptions. See vendor's notes.                                                                                                                                 |
| If                |  | Supported.                                                                                                                                                                          |
| Case              |  | Supported                                                                                                                                                                           |
| Loop              |  | Not all flavors of the loop statements are necessarily supported. The for loop is generally supported, but for some vendors the index must be of type integer (see vendor's notes). |
| Next              |  | Generally supported, see vendor's notes.                                                                                                                                            |
| Exit              |  | Generally supported, see vendor's notes.                                                                                                                                            |
| Return            |  | Generally supported, see vendor's notes.                                                                                                                                            |
| Null              |  | Generally supported, see vendor's notes.                                                                                                                                            |

### 13.3 RESOURCE SHARING

Resource sharing is the design approach to share expensive hardware resources among several potential users of the resource. Examples of expensive resources which are generally shared include multipliers, adders, comparators. Figure 13.9 represents the general concept of resource sharing.





Figure 13.9 Resource Sharing

In using resource sharing, the data paths are multiplexed (MUX in diagram) to the shared resource. The output of the shared resource is then routed or stored into the proper set of registers. The reader must refer to the vendor's set of application notes to determine how the synthesizer supports automatic or manual control of the shared resources when describing a model at the state machine level. At the RTL or structural level, the modeler has more direct control on the approach.

### EXERCISES

1. Explain why the following counter would be synthesized into an architecture similar to the following.



```
-- File name : chp13_dir\contr_ea.vhd
entity Counter_Nty is -- Note suffix " Nty"
generic
 (Modulus_g : integer := 4);
port
 (Clk : in bit; -- port_name : direction type;
 Count : out integer); -- ports are optional
end Counter_Nty;

architecture Counter_Beh of Counter_Nty is
-- Declarations go here (signals, constants, types, subprograms)
-- All declarations defined here are visible by the architecture
begin
 -- Process (concurrent statement)
 Counter_Ibl: -- label
 process
-- declarations go here (variables, constants, types, subprograms)
-- All declarations defined here are visible by the process only
 -- Next variable is used to initialize the value of the counter.
 -- Note "v" as a convention in the name.
 variable Count_v : integer := 0;
 begin
 -- wait for rising edge of internal signal clock
 wait until Clk = '1'; -- more on "wait" later
 -- compute next value of count using a pre-initialized variable
 -- Variable are updated IMMEDIATELY
 -- Modulus is the remainder of an integer division, thus
 -- 7 / 4 is equal to 1 with a remainder of 3
 Count_v := (Count_v + 1) mod Modulus_g;
 -- Signal assignment of the value of count.
 -- Signal assignments are not instantaneous, but occur
 -- when no more computations are performed for the current
 -- time period.
 Count <= Count_v;
 end process Counter_Ibl;
end Counter_Beh;
```

2. Is the initial value of the variable acceptable?
3. Make modifications to code make it synthesizable so that only 2 registers are used instead of 4.
4. Explain why the following code is NOT synthesizable. Make the necessary changes to make it synthesizable. Use an explicit finite state machine.

```

--
-- Project : ATEP
-- File name : waveform.vhd
-- Title : Why is this VHDL code Not Synthesizable?
-- Description : Change code to synthesizable logic
--

entity WaveForm_Nty is
generic (Delay_g:
port (Clk:
Wave:
end WaveForm_Nty;
time := 100 ns);
in bit := '1';
out integer := 0);
architecture WaveForm_a of WaveForm_Nty is
begin
-- WaveForm_a

-- Process: GenWave_Lbl
-- Purpose: Generate a set of waveforms synchronous to the clock
GenWave_Lbl : process
begin
-- process GenWave_Lbl
wait until Clk'event and Clk = '1'; -- rising edge of clock
Wave <= 1 after Delay_g;
wait until Clk'event and Clk = '1'; -- rising edge of clock
Wave <= 2 after 2 * Delay_g;
wait until Clk'event and Clk = '1'; -- rising edge of clock
Wave <= 5 after Delay_g;
end process GenWave_Lbl;
end WaveForm_a;

```

## Appendix A : VHDL'93 AND VHDL'87 SYNTAX SUMMARY

```

abstract_literal ::= decimal_literal | based_literal
allocator ::=
new subtype_indication
| new qualified_expression
architecture_body ::=
architecture identifier of entity_name is
architecture_declarative_part
begin
end | architecture | architecture_statement_part ;
architecture_declarative_part ::=
{ block_declarative_item }
architecture_statement_part ::=
{ concurrent_statement }
array_type_definition ::=
unconstrained_array_definition |
constrained_array_definition
assertion ::=
assert condition
[report expression]
[severity expression]
assertion_statement ::= [label.] assertion ;
actual_literal ::= decimal_literal | based_literal
access_type_definition ::= access subtype_indication
actual_designator ::=
expression
| signal_name
| variable_name
| file_name
| open
actual_parameter_part ::= parameter_association_list
actual_part ::=
actual_designator
| function_name (actual_designator)
| type_mark (actual_designator)
adding_operator ::= + | - | &
aggregate ::=
(element_association { , element_association })
alias_declaration ::=
alias alias_designator [: subtype_indication] is
name [signature] ;
alias_designator ::= identifier | character_literal |
operator_symbol

```

```

association_element ::=
 [formal_part =>] actual_part
association_list ::=
 association_element { , association_element }
attribute_declaration ::=
 attribute_identifier : type_mark ;
attribute_designator ::= attribute_simple_name
attribute_name ::=
 prefix [signature] attribute_designator
 [(expression)]
attribute_specification ::=
 attribute_designator of
 entity_specification is expression ;
base ::= integer
base_specifier ::= B | O | X
base_unit_declaration ::= identifier ;
based_integer ::=
 extended_digit { [underline] extended_digit }
based_literal ::=
 base # based_integer [, based_integer] #
 [exponent]
basic_character ::=
 basic_graphic_character | formal_effector
basic_graphic_character ::=
 upper_case_letter | digit | special_character |
 space_character
basic_identifier ::=
 letter { [underline] letter_or_digit }
binding_indication ::=
 [use entity_aspect]
 [generic_map_aspect]
 [port_map_aspect]
bit_string_literal ::= base_specifier * bit_value *
bit_value ::= extended_digit { [underline]
 extended_digit }

```

```

block_configuration ::=
 for block_specification
 (use_clause)
 (configuration_item)
 end for ;
block_declarative_item ::=
 subprogram_declaration
| type_declaration
| subtype_declaration
| constant_declaration
| signal_declaration
| shared_variable_declaration
| file_declaration
| alias_declaration
| component_declaration
| attribute_declaration
| attribute_specification
| configuration_specification
| disconnection_specification
| use_clause
| group_templates_declaration
| group_declaration
block_declarative_part ::=
 (block_declarative_item)
block_header ::=
 [generic_clause
 [generic_map_aspect ;]]
 [port_clause
 [port_map_aspect ;]]
block_specification ::=
 architecture_name
| block_statement_label
| generate_statement_label
 ((index_specification))
block_statement ::=
 block_label :
 block { [guard_expression] } [!] ;
 block_header
 block_declarative_part
 begin
 block_statement_part
 end block [block_label] ;
block_statement_part ::=
 { concurrent_statement }

```

```

composite_type_definition ::=
 array_type_definition
| record_type_definition
concurrent_assertion_statement ::=
 [label :] [postponed] assertion ;
concurrent_procedure_call_statement ::=
 [label :] [postponed] procedure_call ;
concurrent_signal_assignment_statement ::=
 [label :] [postponed]
 conditional_signal_assignment
 selected_signal_assignment
concurrent_statement ::=
 block_statement
| process_statement
| concurrent_procedure_call_statement
| concurrent_assertion_statement
| concurrent_signal_assignment_statement
| component_initialization_statement
| generate_statement
condition ::= boolean_expression
condition_clause ::= until condition
conditional_signal_assignment ::=
 target
 <= options
 conditional_waveforms ;
conditional_waveforms ::=
 { waveform when condition else }
 waveform [when condition]
configuration_declaration ::=
 configuration_identifier of entity_name is
 configuration_declarative_part
 block_configuration
 end [configuration]
 [configuration_simple_name] ;
configuration_declarative_item ::=
 use_clause
| attribute_specification
| group_declaration
configuration_declarative_part ::=
 configuration_declarative_part ;
instantiation_label ::= - VHDL'87
component_name
 [generic_map_aspect]
 [port_map_aspect] ;
component_initialization_statement ::= - VHDL'87
instantiation_label :
 component_name
 [generic_map_aspect]
 [port_map_aspect] ;
component_initialization_statement ::= - VHDL'93
instantiation_label :
 instantiated_unit
 [generic_map_aspect]
 [port_map_aspect] ;
component_specification ::=
 instantiation_list : component_name

```



```

configuration_item ::=
 block_configuration
| component_configuration

configuration_specification ::= - VHDL'87
 for component_specification use
 binding_indication;

configuration_specification ::= - VHDL'93
 for component_specification binding_indication;

constant_declaration ::=
 constant_identifier_list : subtype_indication [=
 expression];

constrained_array_definition ::=
 array_index_constraint of
 element_subtype_indication

constraint ::=
 range_constraint
| index_constraint

context_clause ::= { context_item }

context_item ::=
 library_clause
| use_clause

decimal_literal ::= integer [. integer] [exponent]

declaration ::=
 type_declaration
| subtype_declaration
| object_declaration
| interface_declaration
| alias_declaration
| attribute_declaration
| component_declaration
| group_template_declaration
| group_declaration
| entity_declaration
| configuration_declaration
| subprogram_declaration
| package_declaration

delay_mechanism ::= - VHDL'93
 transport
 [| reject_time_expression] inertial

design_file ::= design_unit { design_unit }

design_unit ::= context_clause library_unit

designator ::= identifier | operator_symbol

```

```

enumeration_type_definition ::=
 (enumeration_literal { , enumeration_literal })

exit_statement ::=
 [label:] exit [loop_label] [when condition];

exponent ::= E [+ | integer] E - integer

expression ::=
 relation { and relation }
| relation { or relation }
| relation { xor relation }
| relation [and relation]
| relation [nor relation]
| relation { xnor relation }

extended_digit ::= digit | letter

extended_identifier ::=
 \graphic_character { graphic_character }

factor ::=
 primary [** primary]
| abs primary
| not primary

- VHDL'87
file_declaration ::=
 file_identifier : subtype_indication is [mode]
 file_logical_name;

- VHDL'93
file_declaration ::=
 file_identifier_list : subtype_indication
 file_open_information;

file_logical_name ::= string_expression

- VHDL'93
file_open_information ::=
 [open file_open_kind_expression] is
 file_logical_name

file_type_definition ::=
 file_of_type_mark

floating_type_definition ::= range_constraint

formal_designator ::=
 generic_name
| port_name
| parameter_name

formal_parameter_list ::= parameter_interface_list

entity_declarative_item ::=
 subprogram_declaration
| subprogram_body
| type_declaration
| subtype_declaration
| constant_declaration
| signal_declaration
| shared_variable_declaration
| file_declaration
| alias_declaration
| attribute_declaration
| attribute_specification
| disconnection_specification
| use_clause
| group_template_declaration
| group_declaration

entity_declarative_part ::=
 { entity_declarative_item }

- VHDL'87
entity_designator ::= simple_name | operator_symbol

- VHDL'93
entity_designator ::= entity_tag [signature]

entity_header ::=
 [formal_generic_clause]
 [formal_port_clause]

entity_name_list ::=
 entity_designator { , entity_designator }
| others
| all

entity_specification ::=
 entity_name_list : entity_class

entity_statement ::=
 concurrent_assertion_statement
| passive_concurrent_procedure_call_statement
| passive_process_statement

entity_statement_part ::=
 { entity_statement }

- VHDL'93
entity_tag ::= simple_name | character_literal |
 operator_symbol

enumeration_literal ::= identifier | character_literal

```

```

formal_part ::=
 formal_designator
 | function_name (formal_designator)
 | type_mark (formal_designator)

full_type_declaration ::=
 type_identifier is type_definition ;

function_call ::=
 function_name [(actual_parameter_part)]

-- VHDL 87
generate_statement ::=
 generate_label : generation_scheme generate
 (concurrent_statement)
 end generate [generate_label] ;

-- VHDL 93
generate_statement ::=
 generate_label :
 generation_scheme generate
 [{ block_declarative_item }]
 begin
 (concurrent_statement)
 end generate [generate_label] ;

generation_scheme ::=
 for generate_parameter_specification
 | if condition

generic_clause ::=
 generic (generic_list) ;

generic_list ::= generic_interface_list

generic_map_aspect ::=
 generic_map (generic_association_list)

graphic_character ::=
 basic_graphic_character | lower_case_letter |
 other_special_character

group_constituent ::= name | character_literal

group_constituent_list ::= group_constituent
[, group_constituent]

group_declaration ::=
 group_identifier : group_template_name
 (group_constituent_list) ;

group_template_declaration ::=
 group_identifier is (entity_class_entry_list) ;

```

```

guarded_signal_specification ::=
 guarded_signal_list : type_mark

-- VHDL 87
identifier ::=
 letter { [underline] letter_or_digit }

-- VHDL 93
identifier ::=
 basic_identifier | extended_identifier

identifier_list ::= identifier (, identifier)

if_statement ::=
 [[if_label :]
 if condition then
 sequence_of_statements
 (elsif condition then
 sequence_of_statements)
 [else
 sequence_of_statements]
 end if [[if_label]] ;

incomplete_type_declaration ::= type_identifier ;

index_constraint ::= (discrete_range
[, discrete_range])

index_specification ::=
 discrete_range
| static_expression

index_subtype_definition ::= type_mark range <

indexed_name ::= prefix (expression (, expression))

-- VHDL 93
instantiated_unit ::=
[component] component_name
| entity_name [(architecture_identifier)]
| configuration_configuration_name

instantiation_list ::=
instantiation_label { , instantiation_label }
| others
| all

integer ::= digit { [underline] digit }

integer_type_definition ::= range_constraint

interface_constant_declaration ::=
[constant] identifier_list : [in]
subtype_indication [:= static_expression]

```

```

interface_declaration ::=
 interface_constant_declaration
| interface_signal_declaration
| interface_variable_declaration
| interface_file_declaration

interface_element ::= interface_declaration

-- VHDL 93
interface_file_declaration ::=
 file_identifier_list : subtype_indication

interface_list ::=
 interface_element { : interface_element }

interface_signal_declaration ::=
[signal] identifier_list : [mode]
subtype_indication [bus] [:= static_expression]

interface_variable_declaration ::=
[variable] identifier_list : [mode]
subtype_indication [:= static_expression]

iteration_scheme ::=
 while condition
 | for loop_parameter_specification

label ::= identifier

letter ::= upper_case_letter | lower_case_letter

letter_or_digit ::= letter | digit

library_clause ::= library_logical_name_list ;

library_unit ::=
 primary_unit
 | secondary_unit

literal ::=
 numeric_literal
 | enumeration_literal
 | string_literal
 | bit_string_literal
 | null

logical_name ::= identifier

logical_name_list ::= logical_name { , logical_name }

logical_operator ::= and | or | nor | xor | xnor

```

```

loop_statement ::= [loop_label :]
[iteration_scheme] loop
sequence_of_statements
end loop [loop_label] ;

miscellaneous_operator ::= * | abs | not

mode ::= in | out | inout | buffer | linkage

multiplying_operator ::= * | / | mod | rem

name ::=
 simple_name
 | operator_symbol
 | selected_name
 | indexed_name
 | slice_name
 | attribute_name

next_statement ::=
[label :] next [loop_label] [when condition] ;

null_statement ::= [label :] null ;

numeric_literal ::=
 abstract_literal
 | physical_literal

object_declaration ::=
 constant_declaration
 | signal_declaration
 | variable_declaration
 | file_declaration

operator_symbol ::= string_literal

-- VHDL 87
options ::=
 [guarded] [transport]

-- VHDL 93
options ::= [guarded] [delay_mechanism]

package_body ::=
 package_body_package_simple_name is
 package_body_declarative_part
 end [package_body] [package_simple_name] ;

```

```

package_body_declarative_item ::=
 subprogram_declaration
| type_declaration
| subtype_declaration
| constant_declaration
| shared_variable_declaration
| file_declaration
| alias_declaration
| use_clause
| group_template_declaration
| group_declaration
package_body_declarative_part ::=
 (package_body_declarative_item)
package_declaration ::=
 package_identifier is
 package_declarative_part
end [package] [package_simple_name] ;
package_declarative_item ::=
 subprogram_declaration
| type_declaration
| subtype_declaration
| constant_declaration
| signal_declaration
| shared_variable_declaration
| file_declaration
| alias_declaration
| component_declaration
| attribute_declaration
| attribute_specification
| disconnection_specification
| use_clause
| group_template_declaration
| group_declaration
package_declarative_part ::=
 (package_declarative_item)
parameter_specification ::=
 identifier in discrete_range
physical_literal ::= [abstract_literal] unit_name
physical_type_definition ::=
 range_constraint
units
base_unit_declaration
(secondary_unit_declaration)
end units [physical_type_simple_name]

```

```

port_clause ::=
 port (port_list) ;
port_list ::= port_interface_list
port_map_spec ::=
 port map (port_association_list)
prefix ::=
 name
| function_call
primary ::=
 name
| literal
| aggregate
| function_call
| qualified_expression
| type_conversion
| allocator
| (expression)
primary_unit ::=
 entity_declaration
| configuration_declaration
| package_declaration
procedure_call ::= procedure_name
[(actual_parameter_part)]
procedure_call_statement ::=
 [label :] procedure_call ;
process_declarative_item ::=
 subprogram_declaration
| type_declaration
| subtype_declaration
| constant_declaration
| variable_declaration
| file_declaration
| alias_declaration
| attribute_declaration
| attribute_specification
| use_clause
| group_template_declaration
| group_declaration
process_declarative_part ::=
 (process_declarative_item)

```

```

process_statement ::=
 [process_label :]
 [postponed] process [(sensitivity_list)] [is]
 process_declarative_part
begin
 process_statement_part
end [postponed] process [process_label] ;
process_statement_part ::=
 (sequential_statement)
qualified_expression ::=
 type_mark ' (expression)
| type_mark ' aggregate
range ::=
 range_attribute_name
| simple_expression direction simple_expression
range_constraint ::= range range
record_type_definition ::=
 record
 element_declaration
 element_declaration }
end record [record_type_simple_name]
relation ::=
 shift_expression [relational_operator
 shift_expression]
relational_operator ::=
 = | /= | < | <= | > | >=
return_statement ::=
 [label :] return [expression] ;
report_statement ::=
 [label :]
 report_expression
 [severity_expression] ;
scalar_type_definition ::=
 enumeration_type_definition |
 integer_type_definition |
 floating_type_definition |
 physical_type_definition
secondary_unit ::=
 architecture_body
| package_body
secondary_unit_declaration ::=
 identifier = physical_literal ;
selected_name ::= prefix . suffix

```

```

selected_signal_assignment ::=
 with expression select
 target <= options selected_waveforms ;
selected_waveforms ::=
 (waveform when choices .)
 waveform when choices
sensitivity_clause ::= on sensitivity_list
sensitivity_list ::= signal_name { , signal_name }
sequence_of_statements ::=
 (sequential_statement)
sequential_statement ::=
 wait_statement
| assertion_statement
| report_statement
| signal_assignment_statement
| variable_assignment_statement
| procedure_call_statement
| if_statement
| case_statement
| loop_statement
| next_statement
| exit_statement
| return_statement
| null_statement
-VHDL'93
shift_expression ::=
 simple_expression
 [shift_operator simple_expression]
-VHDL'93
shift_operator ::= sl | srl | sla | sra | rol | ror
sign ::= + | -
-VHDL'87
signal_assignment_statement ::=
 target <= [transport] waveform ;
-VHDL'93
signal_assignment_statement ::=
 [label :] target <= [delay_mechanism]
 waveform ;
signal_declaration ::=
 signal_identifier_list : subtype_indication
 [signal_kind] ;
signal_kind ::= register | bus

```

```

signal_list ::=
 signal_name (, signal_name)
 | others
 | all

-- VHDL'93
signature ::= [[type_mark (, type_mark)]
 , [return_type_mark]]

simple_expression ::=
 [sign] term { adding_operator term }

simple_name ::= identifier

slice_name ::= prefix (discrete_range)

string_literal ::= * (graphic_character) *

subprogram_body ::=
 subprogram_specification is
 subprogram_declarative_part
 begin
 subprogram_statement_part
 end [subprogram_kind] [designator] ;

subprogram_declaration ::=
 subprogram_specification ;

subprogram_declarative_item ::=
 subprogram_declaration
| subprogram_body
| type_declaration
| subtype_declaration
| constant_declaration
| variable_declaration
| file_declaration
| alias_declaration
| attribute_declaration
| attribute_specification
| use_clause
| group_template_declaration
| group_declaration

subprogram_declarative_part ::=
 (subprogram_declarative_item)

subprogram_kind ::= procedure | function

subprogram_specification ::=
 procedure_designator [(formal_parameter_list)]
| pure_impure_function_designator
 [(formal_parameter_list)]
 return_type_mark

variable_assignment_statement ::=
 [label :] target := expression ;

variable_declaration ::=
 [shared] variable_identifier_list :
 subtype_indication [:= expression] ;

use_clause ::=
 use selected_name { , selected_name } ;

unconstrained_array_definition ::=
 array (index_subtype_definition
 { , index_subtype_definition }
 of element_subtype_indication)

type_mark ::=
 type_name
 | subtype_name

type_definition ::=
 scalar_type_definition
| composite_type_definition
| access_type_definition
| file_type_definition

type_declaration ::=
 full_type_declaration
| incomplete_type_declaration

type_conversion ::= type_mark (expression)

term ::=
 factor { multiplying_operator factor }

timeout_clause ::= for time_expression

type_conversion ::= type_mark (expression)

type_declaration ::=
 full_type_declaration
| incomplete_type_declaration

type_definition ::=
 scalar_type_definition
| composite_type_definition
| access_type_definition
| file_type_definition

type_mark ::=
 type_name
 | subtype_name

unconstrained_array_definition ::=
 array (index_subtype_definition
 { , index_subtype_definition }
 of element_subtype_indication)

use_clause ::=
 use selected_name { , selected_name } ;

variable_assignment_statement ::=
 [label :] target := expression ;

variable_declaration ::=
 [shared] variable_identifier_list :
 subtype_indication [:= expression] ;

```

```

wait_statement ::=
 [label :] wait [sensitivity_clause]
 [condition_clause] [timeout_clause] ;

waveform ::=
 waveform_element { , waveform_element }
| unaffected

waveform_element ::=
 value_expression [after time_expression]
| null [after time_expression]

```

```

subprogram_statement_part ::=
 (sequenced_statement)

subtype_declaration ::=
 subtype_identifier is subtype_indication ;

subtype_indication ::=
 [resolver_function_name] type_mark
 [constraint]

suffix ::=
 simple_name
 | character_literal
 | operator_symbol
 | all

target ::=
 name
 | aggregate

term ::=
 factor { multiplying_operator factor }

timeout_clause ::= for time_expression

type_conversion ::= type_mark (expression)

type_declaration ::=
 full_type_declaration
| incomplete_type_declaration

type_definition ::=
 scalar_type_definition
| composite_type_definition
| access_type_definition
| file_type_definition

type_mark ::=
 type_name
 | subtype_name

unconstrained_array_definition ::=
 array (index_subtype_definition
 { , index_subtype_definition }
 of element_subtype_indication)

use_clause ::=
 use selected_name { , selected_name } ;

variable_assignment_statement ::=
 [label :] target := expression ;

variable_declaration ::=
 [shared] variable_identifier_list :
 subtype_indication [:= expression] ;

```

## Appendix B : PACKAGE STANDARD

```
-- This is Package STANDARD as defined in the VHDL 1992 Language Reference Manual.
-- Reprinted by permission from Model Technology Inc.
-- NOTE: VCOM and VSIM will not work properly if these declarations
-- are modified.

-- Version information: e{#}standard.vhd

package standard is
 type boolean is (false,true);
 type bit is ('0', '1');
 type character is (
 nul, soh, stx, etx, eot, enq, ack, bel,
 bs, ht, lf, vt, ff, cr, so, si,
 dle, dc1, dc2, dc3, dc4, nak, syn, etb,
 can, em, sub, esc, fsp, gsp, rsp, usp,
 ' ', '\t', '\n', '\f', '\r', '\b', '\a', '\e', '\c', '\d', '\l', '\p', '\q',
 '0', '1', '2', '3', '4', '5', '6', '7',
 '8', '9', ':', ';', '<', '=', '>', '?',
 '@', 'A', 'B', 'C', 'D', 'E', 'F', 'G',
 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O',
 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W',
 'X', 'Y', 'Z', '[', '\', ']', '^', '_',
 '`', 'a', 'b', 'c', 'd', 'e', 'f', 'g',
 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o',
 'p', 'q', 'r', 's', 't', 'u', 'v', 'w',
 'x', 'y', 'z', '{', '|', '}', '~', '\', del,
 c128, c129, c130, c131, c132, c133, c134, c135,
 c136, c137, c138, c139, c140, c141, c142, c143,
 c144, c145, c146, c147, c148, c149, c150, c151,
 c152, c153, c154, c155, c156, c157, c158, c159,
 -- the character code for 160 is there (NBSPI),
 -- but prints as no char
);
end package;
```

```

'1', '0', 'Z', 'M', 'Y', 'I', 'S',
'G', 'A', 'L', 'N', 'O', 'P', 'R',
'X', '1', '2', '3', '4', '5', '6', '7',
'8', '9', 'A', 'B', 'C', 'D', 'E', 'F', 'G',
'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P',
'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z',
'A', 'a', 'A', 'a', 'A', 'a', 'e', 'c',
'E', 'e', 'E', 'e', 'I', 'i', 'I', 'i',
'I', 'i', 'I', 'i', 'O', 'o', 'O', 'o',
'O', 'o', 'O', 'o', '0', '0', '0', '0',
'A', 'a', 'A', 'a', 'A', 'a', 'e', 'c',
'e', 'c', 'e', 'c', 'I', 'i', 'I', 'i',
'i', 'i', 'I', 'i', 'O', 'o', 'O', 'o',
'o', 'o', 'O', 'o', '0', '0', '0', '0',
'0', '0', '0', '0', '0', '0', 'y', 'y', 'y', 'y',
);

type severity_level is (note, warning, error, failure);
type integer is range -2147483648 to 2147483647;
type real is range -1.0E308 to 1.0E308;
type time is range -2147483647 to 2147483647
 units
 fs;
 ps = 1000 fs;
 ns = 1000 ps;
 us = 1000 ns;
 ms = 1000 us;
 sec = 1000 ms;
 min = 60 sec;
 hr = 60 min;
 end units;

subtype delay_length is time range 0 fs to time'high;
impure function how_return_delay_length;
subtype natural is integer range 0 to integer'high;
subtype positive is integer range 1 to integer'high;
type string is array (positive range <>) of character;
type bit_vector is array (natural range <>) of bit;
type file_open_kind is (
 read_mode,
 write_mode,
 append_mode);
type file_open_status is (
 open_ok,
 status_error,
 name_error,
 mode_error);
attribute foreign : string;
end standard;

```

## Appendix C: PACKAGE TEXTIO

```

-- Package TEXTIO as defined in Chapter 14 of the IEEE Standard VHDL
-- Language Reference Manual (IEEE Std. 1076-1987), as modified
-- by the Issues Screening and Analysis Committee (ISAC), a subcommittee
-- of the VHDL Analysis and Standardization Group (VASG), on
-- 10 November, 1988. See "The Sense of the VASG", October, 1989.
-- Reprinted by permission from Model Technology Inc.

-- Version information: %M %G

package TEXTIO is
 type LINE is access string;
 type TEXT is file of string;
 type SIDE is (right, left);
 subtype WIDTH is natural;

 -- changed for vhd192 syntax:
 file input : TEXT open read_mode is "STD_INPUT";
 file output : TEXT open write_mode is "STD_OUTPUT";

 -- changed for vhd192 syntax (and now a built-in):
 procedure READLINE(file f: TEXT; L: out LINE);
 procedure READ(L:inout LINE; VALUE: out bit; GOOD : out BOOLEAN);
 procedure READ(L:inout LINE; VALUE: out bit_vector; GOOD : out BOOLEAN);
 procedure READ(L:inout LINE; VALUE: out bit_vector);
 procedure READ(L:inout LINE; VALUE: out BOOLEAN; GOOD : out BOOLEAN);
 procedure READ(L:inout LINE; VALUE: out BOOLEAN);
 procedure READ(L:inout LINE; VALUE: out character; GOOD : out BOOLEAN);
 procedure READ(L:inout LINE; VALUE: out integer; GOOD : out BOOLEAN);
end package;

```

```

procedure READ(L: inout LINE; VALUE: out Integer);
procedure READ(L: inout LINE; VALUE: out real; GOOD : out BOOLEAN);
procedure READ(L: inout LINE; VALUE: out real);
procedure READ(L: inout LINE; VALUE: out string; GOOD : out BOOLEAN);
procedure READ(L: inout LINE; VALUE: out string);
procedure READ(L: inout LINE; VALUE: out time; GOOD : out BOOLEAN);
procedure READ(L: inout LINE; VALUE: out time);
-- changed for vhdl92 syntax (and now a built-in);
procedure WRITELINE(file f : TEXT; L : inout LINE);
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in bit;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in bit_vector;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in BOOLEAN;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in character;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in integer;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in real;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0;
 DIGITS: in NATURAL := 0);
procedure WRITE(L : inout LINE; VALUE : in string;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0);
procedure WRITE(L : inout LINE; VALUE : in time;
 JUSTIFIED: in SIDE := right;
 FIELD: in WIDTH := 0;
 UNIT: in TIME := ns);
-- is implicit built-in;
-- function ENDFILE(file F : TEXT) return boolean;
-- function ENDFLINE(variable L : in LINE) return BOOLEAN;
-- Function ENDFLINE as declared cannot be legal VHDL, and
-- the entire function was deleted from the definition
-- by the Issues Screening and Analysis Committee (ISAC),
-- a subcommittee of the VHDL Analysis and Standardization
-- Group (VASSG) on 10 November, 1988. See "The Sense of
-- the VASSG", October, 1989, VHDL Issue Number 0032.
end;

*** Copyright (c) Model Technology Incorporated 1991 **
*** All Rights Reserved **

```

## Appendix D : PACKAGE STD\_LOGIC\_1164

```

Title : std_logic_1164 multi-value logic system
Library : This package shall be compiled into a library
 : symbolically named IEEE.

Developers : IEEE model standards group (par 1164)
Purpose : This packages defines a standard for designers
 : to use in describing the interconnection data types
 : used in vhdl modeling.

Limitation: The logic system defined in this package may
 : be insufficient for modeling switched transistors,
 : since such a requirement is out of the scope of this
 : effort. Furthermore, mathematics, primitives,
 : timing standards, etc. are considered orthogonal
 : issues as it relates to this package and are therefore
 : beyond the scope of this effort.

Note : No declarations or definitions shall be included in,
 : or excluded from this package. The "package declaration"
 : defines the types, subtypes and declarations of
 : std_logic_1164. The std_logic_1164 package body shall be
 : considered the formal definition of the semantics of
 : this package. Tool developers may choose to implement
 : the package body in the most efficient manner available
 : to them.

Modification history :

version | mod. date |

v4.200 | 01/02/92 |

PACKAGE std_logic_1164 IS
-- logic atate system (unresolved)

```

```

TYPE std_ulogic IS ('U', -- Uninitialized
 'X', -- Forcing Unknown
 '0', -- Forcing 0
 '1', -- Forcing 1
 'Z', -- High Impedance
 'W', -- Weak Unknown
 'L', -- Weak 0
 'H', -- Weak 1
 '-'); -- Don't care
);
-- unconstrained array of std_ulogic for use with the resolution function
TYPE std_ulogic_vector IS ARRAY (NATURAL RANGE <>) OF std_ulogic;
-- resolution function
FUNCTION resolved (s : std_ulogic_vector) RETURN std_ulogic;
-- *** industry standard logic type ***
SUBTYPE std_logic IS resolved std_ulogic;
-- unconstrained array of std_logic for use in declaring signal arrays
TYPE std_logic_vector IS ARRAY (NATURAL RANGE <>) OF std_logic;
-- common subtypes
SUBTYPE X01 IS resolved std_ulogic RANGE 'X' TO '1'; -- ('X', '0', '1')
SUBTYPE X01Z IS resolved std_ulogic RANGE 'X' TO 'Z'; -- ('X', '0', '1', 'Z')
SUBTYPE UX01 IS resolved std_ulogic RANGE 'U' TO '1'; -- ('U', 'X', '0', '1')
SUBTYPE UX01Z IS resolved std_ulogic RANGE 'U' TO 'Z';
-- ('U', 'X', '0', '1', 'Z')
-- overloaded logical operators
FUNCTION "and" (l : std_ulogic; r : std_ulogic) RETURN UX01;
FUNCTION "and" (l : std_ulogic; r : std_ulogic) RETURN UX01;
FUNCTION "or" (l : std_ulogic; r : std_ulogic) RETURN UX01;
FUNCTION "or" (l : std_ulogic; r : std_ulogic) RETURN UX01;
FUNCTION "xor" (l : std_ulogic; r : std_ulogic) RETURN UX01;
function "xnor" (l : std_ulogic; r : std_ulogic) return ux01;
FUNCTION "not" (l : std_ulogic) RETURN UX01;
-- vectorized overloaded logical operators
FUNCTION "and" (l, r : std_logic_vector) RETURN std_logic_vector;
FUNCTION "and" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION "and" (l, r : std_logic_vector) RETURN std_logic_vector;
FUNCTION "and" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION "or" (l, r : std_logic_vector) RETURN std_logic_vector;
FUNCTION "or" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION "or" (l, r : std_logic_vector) RETURN std_logic_vector;
FUNCTION "or" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION "xor" (l, r : std_logic_vector) RETURN std_logic_vector;
FUNCTION "xor" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;

```

```

FUNCTION "xor" (l, r : std_ulogic_vector) RETURN std_ulogic_vector;
-- Note : The declaration and implementation of the "xnor" function is
-- specifically commented until at which time the VHDL language has been
-- officially adopted as containing such a function. At such a point,
-- the following comments may be removed along with this notice without
-- further "official" balloting of this std_logic_1164 package. It is
-- the intent of this effort to provide such a function once it becomes
-- available in the VHDL standard.
-- function "xnor" (l, r : std_ulogic_vector) return std_ulogic_vector;
function "xnor" (l, r : std_ulogic_vector) return std_ulogic_vector;
FUNCTION "not" (l : std_logic_vector) RETURN std_logic_vector;
FUNCTION "not" (l : std_ulogic_vector) RETURN std_ulogic_vector;
-- conversion functions
FUNCTION To_bit (s : std_ulogic; xmap : BIT := '0') RETURN BIT;
FUNCTION To_bitvector (s : std_ulogic_vector; xmap : BIT := '0')
RETURN BIT_VECTOR;
FUNCTION To_bitvector (s : std_ulogic_vector; xmap : BIT := '0')
RETURN BIT_VECTOR;
FUNCTION To_StdLogic (b : BIT
) RETURN std_logic_vector;
FUNCTION To_StdLogicVector (b : BIT_VECTOR
) RETURN std_logic_vector;
FUNCTION To_StdLogicVector (s : std_ulogic_vector) RETURN std_logic_vector;
FUNCTION To_StdLogicVector (b : BIT_VECTOR
) RETURN std_ulogic_vector;
FUNCTION To_StdLogicVector (s : std_ulogic_vector) RETURN std_ulogic_vector;
-- strength strippers and type converters
FUNCTION To_X01 (s : std_logic_vector) RETURN std_logic_vector;
FUNCTION To_X01 (s : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_X01 (s : std_ulogic) RETURN X01;
FUNCTION To_X01 (b : BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_X01 (b : BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_X01 (b : BIT) RETURN X01;
FUNCTION To_X01Z (s : std_logic_vector) RETURN std_logic_vector;
FUNCTION To_X01Z (s : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_X01Z (s : std_ulogic) RETURN X01Z;
FUNCTION To_X01Z (b : BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_X01Z (b : BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_X01Z (b : BIT) RETURN X01Z;
FUNCTION To_UX01 (s : std_logic_vector) RETURN std_logic_vector;
FUNCTION To_UX01 (s : std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_UX01 (s : std_ulogic) RETURN UX01;
FUNCTION To_UX01 (b : BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_UX01 (b : BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_UX01 (b : BIT) RETURN UX01;
-- edge detection
FUNCTION rising_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
FUNCTION falling_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
-- object contains an unknown
FUNCTION Is_X (s : std_ulogic_vector) RETURN BOOLEAN;
FUNCTION Is_X (s : std_logic_vector) RETURN BOOLEAN;
FUNCTION Is_X (s : std_ulogic) RETURN BOOLEAN;
FUNCTION Is_X (s : std_ulogic_vector) RETURN BOOLEAN;
END std_logic_1164;

```



## Appendix E : VHDL PREDEFINED ATTRIBUTES

### √ VHDL Attributes

| Attribute              | Prefix             | Comments                                                                                                                                                                                           |
|------------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T'base                 | Type               | Base type of T. Must be prefix to another attribute                                                                                                                                                |
| T'left                 | scalar             | The left bound of T, result of type T                                                                                                                                                              |
| T'right                | type/ST            | The right bound of T, result of type T                                                                                                                                                             |
| T'high                 | scalar             | The upper bound of T, result of type T                                                                                                                                                             |
| T'low                  | type/ST            | The lower bound of T, result of type T                                                                                                                                                             |
| T'Ascending<br>VHDL'93 | scalar<br>type/ST  | TRUE if type T is ascending                                                                                                                                                                        |
| T'image(X)<br>VHDL'93  | scalar<br>type/ST  | Function which converts scalar object X of type T into string                                                                                                                                      |
| T'value(X)<br>VHDL'93  | scalar<br>type/ST  | Function which converts object X of type string into scalar of type T                                                                                                                              |
| T'pos(X)               | discrete<br>/PT/ST | Function which returns a universal integer representing the position number of parameter X of type T. First position = 0.                                                                          |
| T'val(X)               | discrete<br>/PT/ST | Function which returns of base type T the value whose position is the universal integer value corresponding to X.                                                                                  |
| T'succ(X)              | discrete<br>/PT/ST | Function returning a value of type T whose value is the position number one greater than the one of the parameter. It is an error if X = T'high or if does not belong to the range T'low to T'high |
| T'pred(X)              | discrete<br>/PT/ST | Function returning a value of type T whose value is the position number one less than the one of the parameter. It is an error if X = T'low or if does not belong to the range T'low to T'high     |

|                       |                    |                                                                                                                                                                   |
|-----------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T'leftof(X)           | discrete<br>/PT/ST | Function which returns the value that is to the left of parameter X of type T. Result type is of type T.<br>Error if X = T'left.                                  |
| T'rightof(X)          | discrete<br>/PT/ST | Function which returns the value that is to the right of parameter X of type T. Result type is of type T.<br>Error if X = T'right.                                |
| A'left(N)             | Array*             | Function which returns the left bound of the Nth index range of A. X is of type universal integer. Result type is of type A. N = 1 if omitted.                    |
| A'right(A)            | Array*             | Same as A'left(N), except right bound is returned                                                                                                                 |
| A'high(N)             | Array*             | Function which returns the upper bound of the Nth index range of A. N = 1 if omitted.                                                                             |
| A'low(N)              | Array*             | Same as A'high(N), a lower bound is returned.                                                                                                                     |
| A'range(N)            | Array*             | The range of A'left(N) to A'right(N)                                                                                                                              |
| A'reverse<br>range(N) | Array*             | The range of A'right(N) to A'left(N)                                                                                                                              |
| A'length              | Array*             | returns 0 if array is null.<br>Else, returns T'pos(A'high(N)) - T'pos(A'low(N)) where T is the subtype of A is defined in an ascending range, else returns false. |
| A'ascending           | Array*             |                                                                                                                                                                   |

PT = physical type  
ST = Subtype  
Array\* = Any prefix that is appropriate for an array object, (e.g. type, variable, signal) or alias thereof, or that denotes a constrained array subtype

Summary of the VHDL Signal Attributes

|              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S'event      | Function returning a Boolean which identifies if signal S has a new value assigned onto this signal (i.e. value is different that last value).<br>if Clk'event then -- if Clk just changed in value then ...<br>...<br>wait until Clk'event and Clk = '1'; -- rising edge of clock                                                                                                                                                                                                      |
| S'active     | Function returning a Boolean which identifies if signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT).<br>if Data'active then -- New assignment of Data                                                                                                                                                                                                                                                                            |
| S'transition | <u>Implicit signal</u> of type bit which is created for signal S when it S'transition is used in the code. This implicit signal is NOT declared since it is implicitly defined. This signal toggles in value (between '0' and '1') when signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT). The user should NOT rely on its VALUE.<br>wait on ReceivedData'transition; -- process is -- sensitive to ReceivedData changing value |

|               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S'delayed(T)  | <u>Implicit signal</u> of the same base type as S. It represents the value of signal S delayed by a time Tn. Thus, the value of S'delayed(T) at time Tn is always equal to the value of S at time Tn - t. For example, the value of S'delayed(5 ns) at time 1000 ns is the value of S at time 995 ns. Note if time is omitted, it defaults to 0 ns.<br>wait on Data'transition;<br>case BV2(Data'Delayed & Data) is -- Data @ last delta time<br>when "X0" => ... -- from X to 0 transition<br>when "10;" => ... -- from 1 to 0 transition<br>when others => ... --<br>end case; |
| S'stable(T)   | <u>Implicit signal</u> of Boolean type. This implicit signal is true when an event (change in value) has NOT occurred on signal S for T time units, and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.<br>if Data'stable(40 ns) then -- met set up time                                                                                                                                                                                                                                                                                                     |
| S'quiet(T)    | <u>Implicit signal</u> of Boolean type. This implicit signal is true when the signal has been quiet (i.e. no activity or signal assignment) for T time units, and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.<br>if Data'quiet(40 ns) then -- Really quiet, not even an assignment of -- the same value during the last T time units                                                                                                                                                                                                                     |
| S'last_event  | The amount of time that has elapsed since the last event (change in value) occurred on signal S. If there was no previous event, it returns Time'high.<br>variable : TsinceLastEvent : time;                                                                                                                                                                                                                                                                                                                                                                                     |
| S'last_active | --<br>TsinceLastEvent := Data'last_event;<br>The amount of time that has elapsed since the last activity (assignment) occurred on signal S. If there was no previous event, it returns Time'high.<br>variable : TsinceLastEvent : time;                                                                                                                                                                                                                                                                                                                                          |
| S'last_value  | --<br>TsinceLastEvent := Data'last_active;<br>Function of the base type of S returning the previous value of S, immediately before the last change of S.<br>wait on Data'transition;<br>case BV2(Data'last_value & Data) is -- Data @ last value<br>when "X0" => ... -- from X to 0 transition<br>when "10;" => ... -- from 1 to 0 transition<br>when others => ... --<br>end case;                                                                                                                                                                                              |

## INDEX

### A

- Access type, 72
- Active, 121, 123
- Aggregates, 62-66, 159
- Alias, 81, 82
- Anonymous array, 70
- Architecture, 16, 21, 150
- Array, 61
  - Constrained, 61
  - Multidimensional, 68
  - Unconstrained, 63, 178
- Ascending attribute, 78, 80
- Assertion, 169-170
- Assignment, 39, 156-157
- Associations
  - element, 62
  - port, 162-164
  - subprogram, 194
- Attributes, 77
- Declarations, 231
- Predefined
  - 'active, 123
  - 'ascending, 78, 80
  - 'base, 78
  - 'delayed, 123
  - 'event, 123
  - 'high, 78, 80
  - 'image, 79
  - 'last\_active, 124
  - 'last\_event, 124
  - 'last\_value, 124
  - 'left, 78, 80
  - 'leftof, 79
  - 'low, 78, 80
  - 'pos, 79
  - 'pred, 79
  - 'quiet, 123
  - 'range, 80
  - 'reverse\_range, 80
  - 'right, 78, 80
  - 'rightof, 79
  - 'stable, 123
  - 'succ, 79
  - 'transaction, 123
  - 'val, 79
  - 'value, 79
- Specification, 234, 236
- User defined, 232-234

### B

- Based literals, 40
- Base attribute, 78
- Binding
  - Configured components, 246
  - Default, 239
  - Deferred, 246
  - Explicit, 240
  - Bit type, 41
  - Bit\_vector, 41
  - Block statement, 171
  - Boolean type, 56
  - Bus functional model (BFM), 249
  - Architectural command, 250, 256
  - Instruction file command, 250, 253
  - Buffer port, 16

### C

- Case, 92-98
- Character type, 54
- Class, 5, 6, 180
- Code examples
  - also see "Models"
  - Access type, 72
  - Aggregates in signal assignment, 159
  - Alias'87, 82
  - Alias'93, 83
  - Architecture, 22
  - Architectural command (BFM), 256
  - Array, 63
    - Array of Boolean, 63
    - Constrained, 65
    - Timing specification, 69
    - Unconstrained, 66
  - Assert statement, 170
  - Attributes
    - Declarations, 233
    - Predefined, 78
    - Specifications, 237
    - User defined, 237
  - Binding - default, 240
  - Bit string literal, 42
  - Block statement, 172
  - Case, 94, 96, 97, 98
  - Component, 149
  - Component instantiation, 161
  - Concatenation, 46

- Code examples
    - Concatenation Operator, 68
    - Concurrent procedure call, 166
    - Concurrent procedures, 203
    - Concurrent statement, 137
    - Configuration declaration, 244, 302
    - Configuration specification, 241
    - Deferring binding, 247
    - Entity, 11, 147
    - Enumeration type, 52
    - File, 222, 224, 225
    - Functions, 195
    - Generate statement, 168
    - Incomplete signal assignments, 327
    - Integer operations, 51
    - Lexically identical types, 53
    - Loop,
      - For, 101, 102
      - Simple, 100
      - While, 100
    - Memory declaration & initialization, 68
    - Mod operator, 47
    - Operations on Real, 60
    - Operations on type time, 58
    - Overloaded enumeration literals, 54
    - Overloaded operators, 200, 201
    - Physical types, 58
    - Port association and type conversion, 164
    - Port association rules, 162
    - Process rules, 154
    - Pseudo-random Generator, 47
    - Pseudo-random generator, 155
    - Register inference, 324, 325
    - Resolution function, 199, 218
    - Setup and Hold, 125, 203, 271
    - Shift operators '3, 45
    - Short-circuit, 43
    - State machine
      - Explicit, 319
      - Implicit, 319
    - Static expression, 88
    - String to 80 characters, 212
    - Subelement association, 190
    - Subprogram, 179
      - Drivers, 188
      - Implicit signals, 185
      - Initialization rules, 183
      - Restrictions, 181
      - Static signals, 188
      - Subtypes, 186
      - Task/protocol, 192
    - Testbench of a memory, 271
    - TextIO, 222, 224
    - Transmission line, 293
    - Type conversion, 59
    - UART Receiver, 281
    - UART Testbench, 296
    - UART Transmitter, 279
    - Verifier (for a UART), 295
    - VITAL counter, 310, 314
    - Wait for 0, 137
      - Comments, 12
    - Compilation, 10, 22
      - Example, 25
      - Order, 226
    - Component
      - instantiation, 159
      - configuration, 246
      - declaration, 160
    - Composite, 61
    - Component Instantiation, 159-162
    - Concatenation operator, 45
    - Concurrent assertion, 169
    - Concurrent procedure call, 166
    - Concurrent procedures, 202-206
    - Concurrent signal assignment, 156
    - Conditional signal assignment, 157
    - Configuration
      - Configured components, 246
      - Configuration declaration, 243-245
      - Deferred binding, 246
      - Specification, 239
    - Constant, 5, 6
      - Deferred, 213
      - in Subprograms, 180
    - Control structure
      - Case, 92, 95
      - If 89
      - Loop, 99
  - D**
    - Deferred constants, 213
    - Delimiters, 38
    - Delayed attribute, 123
    - Delta time
      - Concept, 128
    - Concurrent statements, 136
    - Modeling methods, 135
    - Use of variables, 137
    - Wait for 0 ns, 135
  - Design units, 8
    - Digit, 40
    - Discrete Range, 64
    - Discrete type, 49
    - Driver, 111-114, 133, 187
  - E**
    - Elaboration, 22, 24, 25
    - Entity, 10, 145
    - Enumeration
      - Ordering, 54
      - Overload, 54
      - Predefined, 54
      - Type, 51
    - Event attribute, 121, 123
    - Exit statement, 104
    - Expression, qualified 54, 73
  - F**
    - File, 5, 8, 74-77, 220-225
    - Function
      - Definition, 175
      - Impure, 195
      - Pure, 195
    - Resolution, 109, 198, 218
    - Functional model, 249-261
    - Architectural command, 256-261
    - Intrusion file command, 253-256
  - Component declaration, 239
  - Concurrent assertion statement, 169
  - Concurrent procedures, 203
  - Configuration declaration, 240
  - Constants, 6
  - Defaults in subprograms, 184
  - Defining a condition, 91
  - Delimiters, 40
  - Entity, 150
  - Enumeration, 51
  - External Stimuli, 263
  - File and signal rule, 72
  - File naming convention, 9
  - For loop, 101
  - Function, 195
  - Generic, 11, 13
  - Header, 12
  - If statement, 91
  - Identifiers, 30, 34, 35
  - Indentation, 13
  - Initialization, 113
  - Interface declarations, 14
  - Libraries, 25
  - Library, 25
  - Line length, 14
  - Loop, 99
  - Loop statements, 104, 105
  - Mode in subprograms, 183
  - Named notation, subprograms, 194
  - Naming identifiers, 31-33
  - Next, 103
  - Packages
    - Contents, 209
    - Information hiding, 211
    - Paths with identifiers, 36
  - Port interface of array types, 146
  - Procedures, 176
  - Records, 70
  - Side effects, 190, 191
  - Signal attributes, 124
  - Signal vs. variable, 8
  - State machine, 320
  - Subprogram array size and direction, 179
  - Subprogram Arrays, 178
  - Subprogram modes, 180
  - Subprograms with signals, 184
  - Suffixes for classes, 6, 12
- Generate statement, 167
- Generic, 12
- Guidelines
  - Alias'93, 81
  - Array directions, 67
  - Array -Unconstrained, 67
  - Arrays, 64
  - Attributes, 77, 232, 235
  - Block statement, 173
  - Boolean, 56
  - Case statement, 92
  - Buffer, 178
  - Buffer port, 16
  - Capitalization, 37
  - Class in subprograms, 182
  - Comments, 12
  - Component association list, 162

## Guidelines

- Synthesis
  - Conditional statements, 326
  - Levels, 317
  - RTL, 321
- Testbenches, 262, 263
  - Approach, 264
  - Architectures, 268
  - Testbenches
    - BFM, 252
    - Global signals, 270
- Type identifiers, 36
- Types, 52, 58
  - Types and subtypes, 49
- Unconstrained arrays, 64
- Use clause, 214
- Verification, 263
- Waveform element, 139
- Wait, 131

## H

High attribute, 78, 80

## I

- Identifiers, 29-37
  - If statement, 89
- Image attribute, 79
- Inertial delay, 138-142
- Initialization, 24
- Integer type, 49
- Integer -- universal, 59
- Interface declaration, 117

## L

- Last\_active attribute, 124
- Last\_event attribute, 124
- Last\_value attribute, 124
- Levels of Descriptions, 2
- Language Reference Manual (LRM)
  - section #
    - 1.1 -- Entity, 10, 145
    - 1.1.1.1 -- Generic, 12
    - 1.1.1.2 -- Ports, 162
    - 1.2 -- Architecture, 16, 150
    - 2.1 -- Subprograms, 175
    - 2.3 -- Subprogram overloading, 194

- Language Reference Manual (LRM)
  - section #
    - 12.6.2 -- Propagation of signal values, 117
    - 12.6.4 -- Simulation cycle, 121, 133
    - 13.3 -- Identifiers, 29
    - 13.4.1 -- Decimal literals, 40
    - 13.4.2 -- Based literals, 40
    - 13.7 -- Bit string literal, 41
    - 13.8 -- Comments, 12
    - 14.1 -- Predefined attributes, 77
  - Left attribute, 78, 80
  - Leftof attribute, 79
  - Library, 22-23
  - Low attribute, 78, 80
  - Literals
    - Based, 40
    - Bit string, 41
    - Character, 41
    - Logical operators, 43
  - Loop
    - For, 101
    - For loop, 101
    - Simple loop, 99
    - While loop, 100
- M
  - Methodology, 3
  - Models
    - also see "Code examples"*
    - Bit reversal, 101
    - Count 1's in bit vector, 103
    - Memory, 254
    - Physical types, 58
    - Pseudo-random generator, 155
    - Resolved Boolean, 199
    - Setup and Hold, 125, 203
    - Setup and Hold package, 271
    - String to 80 characters, 212
    - Transmission line, 293
    - UART Package, 287
    - UART Receiver, 281
    - UART Testbench, 296
    - UART Transmit protocol, 290
    - UART Transmitter, 279
    - UART Verifier, 295
    - Units package, 232
    - Modulus operator, 46
- N
  - Named notation, 194
  - Natural subtype, 49
  - Naming
    - Component instantiations, 31
    - Timing parameters, 31
  - Next statement, 103
  - Now function, 57
  - Null, 73
- O
  - Object, 5
  - Operators
    - Concatenation, 45
    - Definition, 42
    - Logical, 43
    - Mod, 46
    - Precedence, 42
    - Relational, 43
    - Rem, 46
    - Shift, 44
    - Short circuit, 43
    - overloading, 200-202
  - Open
    - Port, 162-163
  - Ordering operators, 53
  - Others
    - in Array aggregate, 65
    - in Case statement, 92
  - Overloaded operators, 200
  - Overloading subprograms, 194
- P
  - Package, 4, 162
    - Body, 211
    - declaration, 209
    - Physical type, 57
  - Port,
    - Association rules, 162-165
    - Array declaration, 146
    - Buffer, 16
    - Guidelines, 146-150
    - In, 15
    - InOut, 15
    - Initialization, 116
    - Out, 15
    - Pos attribute, 79

Positive subtype, 49  
 Positional notation, 194  
 Pred, 79  
 Procedures, 175  
*also see Concurrent procedure*  
 Process, 18, 152-156  
 Propagation of signal values, 117

**Q**

Qualified Expression, 54, 73  
 Quiet attribute, 123

**R**

Range attribute, 80  
 Real type, 60  
 Record type, 70  
 Reject Inertial delay, 141  
 Remainder operator, 46  
 Reserved Words, 38  
 Resolution function, 109, 198-200, 218  
 Reverse\_range attribute, 80  
 Return statement, 195  
 Right attribute, 78, 80  
 Rightof attribute, 79

**S**

Scalar type, 49-60  
 Scope of visibility, 21, 148  
 Selected signal assignment, 157  
 Sequential statement, 152  
 Shift operators, 44  
 Side effects, 190  
 Signal, 5, 7  
 Attributes, 121-126  
 Implicit, 122  
 Packages, 217  
 in Subprograms, 180, 188-190  
 Signal assignment  
 Concurrent, 156  
 Conditional, 157  
 Simulation, 24, 26, 27  
 Cycle, 121, 133  
 Time, 57  
 Slice, 67

**Specifications**

Attribute, 234-238  
 Configuration, 239-243  
 Disconnect, 234  
 Stable attribute, 123  
 State machine, 318  
 Static expression, 87  
 Std\_logic, 55  
 Std\_logic, 198  
 String type, 73, 212, 272, 348  
 Subelement association, 189  
 Subprogram, 175  
 drivers, 187  
 Implicit signal attributes, 184  
 Initialization, 183  
 interface class, 180  
 Matching elements in calls, 189  
 Packages, 220  
 Passing subtypes, 186  
 Overloading, 194  
 Side effects, 190-193  
 Static signals, 188  
 Subtype, 4, 48  
 Succ attribute, 79  
 Synthesis

Architectural design, 322  
 Architecture, 330  
 Attributes, 331  
 Classes of objects, 329  
 Configuration, 330  
 Constructs, 323  
 Design units, 330  
 Entity, 330  
 If statement, 326  
 Library, 330  
 Memory, 68  
 Methodology, 317  
 Operators, 329  
 Package, 330  
 Register inference with variables, 323  
 Resource sharing, 332  
 RTL, 320  
 Sequential statements, 331  
 State machine, 318  
 Structural, 321  
 Subprogram, 330  
 Types, 328

**V**

val attribute, 79  
 value attribute, 79  
 Variable, 5, 7  
 in Subprograms, 180  
 in Packages (shared), 209  
 Verifier, 268-269, 294  
 Visibility, 21, 146-148  
 VHDL  
 Definition, 1  
 VITAL  
 Definition, 305  
 Distributed delay style, 313-315  
 Features, 306  
 Pin-to-Pin delay style, 308-312  
 Purpose, 306  
 Timing parameters, 308  
 Types, 307

**W**

Wait  
 Statement, 127  
 Wait, 131  
 Wait for, 130  
 Wait on, 128  
 Wait until, 128  
 Waveforms (Test vectors), 159

**T**

Task / low level protocol modeling, 191  
 Testbench  
 Architectures, 268-274  
 Memory, 270  
 Methodology, 264-267  
 Overview, 261-264  
 Validation Plan, 265  
 UART, 268  
 TextIO, 220-225, 298, 349  
 Time type, 57  
 Timeout clause (Wait for), 130  
 Transaction attribute, 123  
 Transport delay, 138-142  
 Type, 4, 6  
 Access, 72  
 Array, 61  
 Boolean, 56  
 Conversion, 58  
 Conversion in association lists, 164  
 Declarations, 47  
 Discrete, 49  
 Type, 4, 6  
 Enumeration, 51  
 Physical, 57  
 Predefined in Standard, 4  
 Real, 60  
 Record, 70  
 Scalar, 49

**U**

UART  
 Architecture, 277  
 Configuration, 302  
 Project, 277  
 Receive protocol, 292  
 Receiver, 280  
 Testbench, 283, 296-301  
 Transmission line model, 293  
 Transmitter, 277, 278  
 Verifier, 294  
 Unconstrained array, 63-68  
 Subprograms, 178-179  
 Use clauses, 214-216